4x4/8x8/12x12 RECONFIGURABLE MIMO DETECTOR ON MULTI-CORE DSP BASED ON EIGEN DECOMPOSITION OF DATAFLOW GRAPH

被引:0
|
作者
Wu, Sheng-Hung [1 ]
Kao, Chien-Yu [2 ]
Hsu, Jen-Yuan [2 ]
Ting, Pang-An [2 ]
Lee, Gwo-Giun [3 ]
Huang, Yuan-Hao [1 ]
机构
[1] Natl Tsing Hua Univ, Dept Elect Engn, Hsinchu, Taiwan
[2] Ind Technol Res Inst, Hsinchu, Taiwan
[3] Natl Cheng Kung Univ, Dept Elect Engn, Hsinchu, Taiwan
关键词
IMPLEMENTATION;
D O I
暂无
中图分类号
O42 [声学];
学科分类号
070206 ; 082403 ;
摘要
This paper presents a 4x4/8x8/12x12 and QPSK/16-QAM/64-QAM reconfigurable MIMO detector on a multi-core DSP platform for different MIMO detection algorithms, including multiple-candidate-selection QRSIC (MCS-QRSIC), distributed K-best, and sorting-reduced K-best detectors. This study uses an Eigen-value decomposition method to investigate the intrinsic degree of parallelism of MIMO detectors and allocate the processing elements to DSP cores. MCS-QRSIC outperforms other detectors in 4 x 4 detection, and distributed K-best has the best performance in 8x8 and 12x12 MIMO systems. The normalized throughput achieves 188/153/142 Mbps for 64-QAM 4x4/8x8/12x12 MIMO detections at a 1GHz clock rate with 448 cores.
引用
收藏
页码:2639 / 2643
页数:5
相关论文
共 50 条
  • [1] CMOS 4x4 and 8x8 Butler Matrices
    Cetinoneri, Berke
    Atesal, Yusuf A.
    Kim, Jeong-Geun
    Rebeiz, Gabriel M.
    [J]. 2010 IEEE MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM DIGEST (MTT), 2010, : 69 - 72
  • [2] Multi-mode Sorted QR Decomposition for 4x4 and 8x8 Single-user/Multi-user MIMO Precoding
    Chen, Chi-Mao
    Lin, Chih-Hsiang
    Tsai, Pei-Yun
    [J]. 2015 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2015, : 2980 - 2983
  • [3] FPGA Based Fixed Width 4x4, 6x6, 8x8 and 12x12-Bit Multipliers using Spartan-3AN
    Rais, Muhammad H.
    Al Mijalli, Mohamed H.
    [J]. INTERNATIONAL JOURNAL OF COMPUTER SCIENCE AND NETWORK SECURITY, 2011, 11 (02): : 61 - 68
  • [4] 4X4 & 8X8 optical cross connect for optical fiber networks
    Zickar, M
    Noell, W
    Marxer, C
    de Rooij, N
    [J]. MEMS, MOEMS, AND MICROMACHINING, 2004, 5455 : 212 - 219
  • [5] HARDWARE DESIGN AND IMPLEMENTATION OF FIXED-WIDTH STANDARD AND TRUNCATED 4x4, 6x6, 8x8 and 12x12-BIT MULTIPLIERS USING FPGA
    Rais, Muhammad H.
    [J]. POWER CONTROL AND OPTIMIZATION, 2010, 1239 : 192 - 196
  • [6] Characterization of TSV MPPC Arrays (4x4 ch and 8x8 ch) in scintillation spectrometry
    Grodzicka, M.
    Szezesniak, T.
    Moszynski, M.
    Korolczuk, S.
    Baszak, J.
    Kapusta, M.
    [J]. 2014 IEEE NUCLEAR SCIENCE SYMPOSIUM AND MEDICAL IMAGING CONFERENCE (NSS/MIC), 2014,
  • [7] Low-Complexity Integrated Architecture of 4x4, 4x8, 8x4 and 8x8 Inverse Integer Transforms of VC-1
    Wang, Yi-Jung
    Chang, Chih Chi
    Wu, Guo Zua
    Chen, Oscal T. -C.
    [J]. 2009 52ND IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 2009, : 543 - +
  • [8] An optimized hardware architecture of 4x4, 8x8, 16x16 and 32x32 inverse transform for HEVC
    Kammoun, Manel
    Maamouri, Emna
    Ben Atitallah, Ahmed
    Masmoudi, Nouri
    [J]. 2016 2ND INTERNATIONAL CONFERENCE ON ADVANCED TECHNOLOGIES FOR SIGNAL AND IMAGE PROCESSING (ATSIP), 2016, : 264 - 267
  • [9] Design and Implementation of Single-Layer 4x4 and 8x8 Butler Matrices for Multibeam Antenna Arrays
    Adamidis, George A.
    Vardiambasis, Ioannis O.
    Ioannidou, Melina P.
    Kapetanakis, Theodoros N.
    [J]. INTERNATIONAL JOURNAL OF ANTENNAS AND PROPAGATION, 2019, 2019
  • [10] Adaptive block-size transform based on extended integer 8x8/4x4 transforms for H.264/AVC
    Qi, Honggang
    Gao, Wen
    Ma, Siwei
    Zhao, Debin
    [J]. 2006 IEEE INTERNATIONAL CONFERENCE ON IMAGE PROCESSING, ICIP 2006, PROCEEDINGS, 2006, : 1341 - +