A Built-In Self-Repair Scheme for 3-D RAMs With Interdie Redundancy

被引：9
|
作者：
Chou, Che-Wei [1 ]
Huang, Yu-Jen [2 ]
Li, Jin-Fu [1 ]
机构：
[1] Natl Cent Univ, Dept Elect Engn, Tao Yuan 320, Taiwan
[2] Taiwan Semicond Mfg Co, Test Chip Design Dept, Hsinchu 310, Taiwan
来源：
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS | 2013年 / 32卷 / 04期
关键词：
3-D integrated circuit (IC); 3-D random access memory (RAM); memory repair; memory testing; through-silicon-via (TSV); yield improvement; INFRASTRUCTURE IP; HIGH-DENSITY; DESIGN;
D O I：
10.1109/TCAD.2012.2222882
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
3-D integration using through silicon via is an emerging technology for integrated circuit designs. Random access memory (RAM) is one good candidate for the application of 3-D integration technology. However, yield will be a key challenge for the volume production of 3-D RAMs. In this paper, we present yield-enhancement techniques for 3-D RAMs. An interdie redundancy scheme is proposed to improve the yield of 3-D RAMs. Three stacking flows with respect to different bonding technologies for 3-D RAMs with interdie redundancy are proposed as well. Finally, a built-in self-repair (BISR) scheme is proposed to perform the repair of 3-D RAMs with interdie redundancies. The BISR circuits in two stacked dies can work together to allocate interdie redundancies. Simulation results show that the proposed yield-enhancement techniques can effectively improve the yield of 3-D RAMs.
引用
收藏
页码：572 / 583
页数：12
相关论文
共 50 条
  • [1] A built-in self-repair scheme for multiport RAMs
    Tseng, Tsu-Wei
    Wu, Chun-Hsien
    Huang, Yu-Jen
    Li, Jin-Fu
    Pao, Alex
    Chiu, Kevin
    Chen, Eliot
    [J]. 25TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2007, : 355 - +
  • [2] A built-in self-repair design for RAMs with 2-D redundancy
    Li, JF
    Yeh, JC
    Huang, RF
    Wu, CW
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2005, 13 (06) : 742 - 745
  • [3] Built-In Self-Repair Scheme for the TSVs in 3-D ICs
    Huang, Yu-Jen
    Li, Jin-Fu
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2012, 31 (10) : 1600 - 1613
  • [4] An Efficient Built-In Self-Repair Scheme for Multiple RAMs
    Nair, Arathy S.
    Bonifus, P. L.
    [J]. 2017 2ND IEEE INTERNATIONAL CONFERENCE ON RECENT TRENDS IN ELECTRONICS, INFORMATION & COMMUNICATION TECHNOLOGY (RTEICT), 2017, : 2076 - 2080
  • [5] A built-in self-repair scheme for semiconductor memories with 2-D redundancy
    Li, JF
    Yeh, JC
    Huang, RF
    Wu, CW
    Tsai, PY
    Hsu, A
    Chow, E
    [J]. INTERNATIONAL TEST CONFERENCE 2003, PROCEEDINGS, 2003, : 393 - 402
  • [6] Built-in self-repair techniques for embedded RAMs
    Lu, SK
    [J]. IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 2003, 150 (04): : 201 - 208
  • [7] A reconfigurable built-in self-repair scheme for multiple repairable RAMS in SOCs
    Tseng, Tsu-Wei
    Li, Jin-Fu
    Hsu, Chih-Chiang
    Pao, Alex
    Chiu, Kevin
    Chen, Eliot
    [J]. 2006 IEEE INTERNATIONAL TEST CONFERENCE, VOLS 1 AND 2, 2006, : 852 - +
  • [8] A sharable built-in self-repair for semiconductor memories with 2-D redundancy scheme
    Bahl, Swapnil
    [J]. DFT 2007: 22ND IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT-TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 2007, : 331 - 339
  • [9] A Novel Built-In Self-Repair Scheme for 3D Memory
    Ni, Tianming
    Chang, Hao
    Yao, Yao
    Li, Xueyun
    Huang, Zhengfeng
    [J]. IEEE ACCESS, 2019, 7 : 65052 - 65059
  • [10] A Novel Built-In Self-Repair Approach for Embedded RAMs
    Shyue-Kung Lu
    [J]. Journal of Electronic Testing, 2003, 19 : 315 - 324
12345