PRLE Based T - OCI Crossbar for On-Chip Communication

被引:1
|
作者
Thomas, Ashly [1 ]
Sundresh, Sukanya [1 ]
机构
[1] TKM Inst Technol, Dept ECE, Kollam, Kerala, India
来源
SOFT COMPUTING SYSTEMS, ICSCS 2018 | 2018年 / 837卷
关键词
System on chip; PRLE; Overloaded CDMA; On-chip interconnect; Crossbar; Network on Chip; Codec; Code Division Multiple Access;
D O I
10.1007/978-981-13-1936-5_61
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
One of the most important factor which affects the performance of system on chips are on chip interconnects. The most suitable interconnection method which is capable of addressing several high performance applications are Network on Chip. The widely used method to implement on-chip crossbars are Code Division Multiple Access (CDMA). Overloaded CDMA is used to intensify the capacity of the CDMA based Network on Chip and to overcome the problems due to Multiple Access Interference (MAI). In this paper, to reduce the excess area needed to store the message data and to provide security, a parallel compare and compress technique is used to the T - OCI crossbar. The Walsh spreading codes has a property that enables adding more number of non orthogonal spreading codes which increases the capacity of CDMA bus. Codec is the key component of the PaCC architecture, which effectively balances the area and performance. The Parallel Run Length Encoding (PRLE) scheme observes q bit in parallel. The results show that the PRLE based T - OCI attains greater bus capacity, less power consumption and efficient in area when compared with the conventional CDMA bus.
引用
收藏
页码:593 / 601
页数:9
相关论文
共 50 条
  • [1] Enhanced Overloaded CDMA Interconnect (OCI) Bus Architecture for on-Chip Communication
    Ahmed, Khaled E.
    Farag, Mohammed M.
    PROCEEDINGS 2015 IEEE 23RD ANNUAL SYMPOSIUM ON HIGH-PERFORMANCE INTERCONNECTS - HOTI 2015, 2015, : 78 - 87
  • [2] Genetic Algorithm Based On-Chip Communication Link Reconfiguration for Efficient On-Chip Communication
    Hemalatha, S. Beulah
    Vigneswaran, T.
    2017 INTERNATIONAL CONFERENCE ON ALGORITHMS, METHODOLOGY, MODELS AND APPLICATIONS IN EMERGING TECHNOLOGIES (ICAMMAET), 2017,
  • [3] Systematic customization of on-chip crossbar interconnects
    Hur, Jae Young
    Stefanov, Todor
    Wong, Stephan
    Vassiliadisi, Stamatis
    RECONFIGURABLE COMPUTING: ARCHITECTURES, TOOLS AND APPLICATIONS, 2007, 4419 : 61 - +
  • [4] Customizing reconfigurable on-chip crossbar scheduler
    Hur, Jae Young
    Stefanov, Todor
    Wong, Stephan
    Vassiliadis, Stamatis
    2007 IEEE INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES, AND PROCESSORS, 2007, : 210 - +
  • [5] A distributed crossbar switch scheduler for on-chip networks
    Lee, K
    Lee, SJ
    Yoo, HJ
    PROCEEDINGS OF THE IEEE 2003 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2003, : 671 - 674
  • [6] Fast fair crossbar scheduler for on-chip router
    Yang, Shyue-Wen
    Sheu, Ming-Hwa
    Yeh, Chun-Kai
    Wen, Chih-Yuen
    Lin, Chih-Chieh
    Tsai, Wen-Kai
    2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, : 385 - +
  • [7] A high-speed and lightweight on-chip crossbar switch scheduler for on-chip interconnection networks
    Lee, KM
    Lee, SJ
    Yoo, HJ
    ESSCIRC 2003: PROCEEDINGS OF THE 29TH EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, 2003, : 453 - 456
  • [8] Design of Crossbar Arbiters in Tree-Based Routing Switches for On-Chip Networks
    Chi, Hsin-Chou
    Tseng, Hsi-Che
    Weng, Han-Shien
    MECHATRONICS ENGINEERING, COMPUTING AND INFORMATION TECHNOLOGY, 2014, 556-562 : 5609 - 5613
  • [9] Hiearchical Crossbar Design for ReRAM based Write Variation Inhibition on-chip learning
    Zheng, Qilin
    Wang, Zongwei
    Kang, Jian
    Yu, Zhizhen
    Cai, Yimao
    Xu, Jintong
    2018 NON-VOLATILE MEMORY TECHNOLOGY SYMPOSIUM (NVMTS 2018), 2018,
  • [10] On-chip training of memristor crossbar based multi-layer neural networks
    Hasan, Raqibul
    Taha, Tarek M.
    Yakopcic, Chris
    MICROELECTRONICS JOURNAL, 2017, 66 : 31 - 40