Congestion-aware ant colony based routing algorithms for efficient application execution on Network-on-Chip platform

被引:14
|
作者
Nedjah, Nadia [1 ]
Silva Junior, Luneque [1 ]
Mourelle, Luiza de Macedo [2 ]
机构
[1] Univ Estado Rio De Janeiro, Fac Engn, Dept Elect Engn & Telecommun, Rio De Janeiro, Brazil
[2] Univ Estado Rio De Janeiro, Fac Engn, Dept Syst Engn & Computat, Rio De Janeiro, Brazil
关键词
Network-on-Chip; Packet routing; Ant colony optimization; OPTIMIZATION; IMPLEMENTATION; SYSTEM; DESIGN;
D O I
10.1016/j.eswa.2013.06.005
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
Networks-on-Chip (NoC) is an interesting option in design of communication infrastructures for embedded systems. It provides a scalable structure and balanced communication between the cores. Parallel applications that take advantage of the NoC architectures, are usually are communication-intensive. Thus, a big deal of data packets is transmitted simultaneously through the network. In order to avoid congestion delays that deteriorate the execution time of the implemented applications, an efficient routing strategy must be thought of carefully. In this paper, the ant colony optimization paradigm is explored to find and optimize routes in a mesh-based NoC. The proposed routing algorithms are simple yet efficient. The routing optimization is driven by the minimization of total latency during packets transmission between the tasks that compose the application. The presented performance evaluation is threefold: first, the impact of well-known synthetic traffic patterns is assessed: second, randomly generated applications are mapped into the NoC infrastructure and some synthetic communication traffics, that follow known patterns, are used to simulate real situations: third, sixteen real-world applications of the E3S and one specific application for digital image processing are mapped and their execution time evaluated. In both cases, the obtained results are compared to those obtained with known general purpose algorithms for deadlock free routing. The comparison avers the effectiveness and superiority of the ant colony inspired routing. (C) 2013 Elsevier Ltd. All rights reserved.
引用
收藏
页码:6661 / 6673
页数:13
相关论文
共 50 条
  • [1] An Adaptive Congestion-Aware Routing Algorithm for Mesh Network-on-Chip Platform
    Huang, Po-Tsang
    Hwang, Wei
    [J]. IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2009, : 375 - +
  • [2] Congestion-Aware Network-on-Chip Router Architecture
    Wang, Chifeng
    Hu, Wen-Hsiang
    Bagherzadeh, Nader
    [J]. 15TH CSI INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE AND DIGITAL SYSTEMS (CADS 2010), 2010, : 137 - 144
  • [3] An adaptive congestion-aware routing algorithm based on network load for wireless routers in wireless network-on-chip
    Mamaghani, Shokoofeh Mikaeeli
    Jamali, Mohammad Ali Jabraeil
    [J]. AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2018, 97 : 25 - 37
  • [4] Area and power-efficient innovative congestion-aware Network-on-Chip architecture
    Wang, Chifeng
    Hu, Wen-Hsiang
    Lee, Seung Eun
    Bagherzadeh, Nader
    [J]. JOURNAL OF SYSTEMS ARCHITECTURE, 2011, 57 (01) : 24 - 38
  • [5] A load-balanced congestion-aware routing algorithm based on time interval in wireless network-on-chip
    Shokoofeh Mikaeeli Mamaghani
    Mohammad Ali Jabraeil Jamali
    [J]. Journal of Ambient Intelligence and Humanized Computing, 2019, 10 : 2869 - 2882
  • [6] A load-balanced congestion-aware routing algorithm based on time interval in wireless network-on-chip
    Mamaghani, Shokoofeh Mikaeeli
    Jamali, Mohammad Ali Jabraeil
    [J]. JOURNAL OF AMBIENT INTELLIGENCE AND HUMANIZED COMPUTING, 2019, 10 (07) : 2869 - 2882
  • [7] AN AUGMENTED REALITY PROCESSOR WITH A CONGESTION-AWARE NETWORK-ON-CHIP SCHEDULER
    Kim, Gyeonghoon
    Kim, Donghyun
    Park, Seongwook
    Kim, Youchang
    Lee, Kyuho
    Hong, Injoon
    Bong, Kyeongryeol
    Yoo, Hoi-Jun
    [J]. IEEE MICRO, 2014, 34 (06) : 30 - 40
  • [8] A fuzzy integrated congestion-aware routing algorithm for network on chip
    Yasrebi, Shahrouz
    Reza, Akram
    Nikravan, Mohammad
    Vazifedan, Seena
    [J]. FRONTIERS OF INFORMATION TECHNOLOGY & ELECTRONIC ENGINEERING, 2021, 22 (05) : 741 - 755
  • [9] Scalable load balancing congestion-aware Network-on-Chip router architecture
    Wang, Chifeng
    Hu, Wen-Hsiang
    Bagherzadeh, Nader
    [J]. JOURNAL OF COMPUTER AND SYSTEM SCIENCES, 2013, 79 (04) : 421 - 439
  • [10] Congestion-aware wireless network-on-chip for high-speed communication
    Devanathan, M.
    Ranganathan, V
    Sivakumar, P.
    [J]. AUTOMATIKA, 2020, 61 (01) : 92 - 98