Evidences for vertical charge dipole formation in charge-trapping memories and its impact on reliability

被引:4
|
作者
Padovani, Andrea [1 ,2 ]
Arreghini, Antonio [3 ]
Vandelli, Luca [1 ]
Larcher, Luca [1 ]
Van den Bosch, Geert [3 ]
Van Houdt, Jan [3 ]
机构
[1] Univ Modena & Reggio Emilia, DISMI, I-42122 Reggio Emilia, Italy
[2] INTERMECH Ctr, Reggio Emilia, RE, Italy
[3] IMEC, B-3001 Louvain, Belgium
关键词
D O I
10.1063/1.4740255
中图分类号
O59 [应用物理学];
学科分类号
摘要
We demonstrate the formation of a vertical charge dipole in the nitride layer of TaN/Al2O3/Si3N4/SiO2/Si memories and use dedicated experiments and device simulations to investigate its dependence on program and erase conditions. We show that the polarity of the dipole depends on the program/erase operation sequence and demonstrate that it is at the origin of the charge losses observed during retention. This dipole severely affects the retention of mildly programmed and erased states, representing a serious reliability concern especially for multi-level applications. (C) 2012 American Institute of Physics. [http://dx.doi.org/10.1063/1.4740255]
引用
收藏
页数:4
相关论文
共 50 条
  • [1] A model for the channel potential of charge-trapping memories and its implications for device scaling
    Sadd, M
    Anderson, SGH
    Hradsky, B
    Muralidhar, R
    Prinz, EJ
    Rao, R
    Straub, S
    Steimle, RF
    Swift, CT
    White, BE
    Yater, JA
    SOLID-STATE ELECTRONICS, 2005, 49 (11) : 1754 - 1758
  • [2] Role of Holes and Electrons During Erase of TANOS Memories: Evidences for Dipole Formation and its Impact on Reliability
    Vandelli, Luca
    Padovani, Andrea
    Larcher, Luca
    Arreghini, Antonio
    Van den Bosch, Geert
    Jurczak, Malgorzata
    Van Houdt, Jan
    Della Marca, Vincenzo
    Pavan, Paolo
    2010 INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, 2010, : 731 - 737
  • [3] Impact of Ferroelectric Domain Switching in Nonvolatile Charge-Trapping Memory
    Fan, Chia-Chi
    Chiu, Yu-Chien
    Liu, Chien
    Liou, Guan-Lin
    Lai, Wen-Wei
    Chen, Yi-Ru
    Cheng, Chun-Hu
    Chang, Chun-Yen
    2017 IEEE ELECTRON DEVICES TECHNOLOGY AND MANUFACTURING CONFERENCE (EDTM), 2017, : 224 - 225
  • [4] Reliability impacts of high-speed 3-bit/cell Schottky barrier nanowire charge-trapping memories
    Chang, Wei
    Shih, Chun-Hsing
    Luo, Yan-Xiang
    Wu, Wen-Fa
    Lien, Chenhsin
    MICROELECTRONICS RELIABILITY, 2015, 55 (01) : 74 - 80
  • [5] Reliability and device scaling challenges of trapping charge flash memories
    Yeh, CC
    Tsai, WJ
    Lu, TC
    Liao, YY
    Zous, NK
    Chen, HY
    Wang, TH
    Ting, WC
    Ku, J
    Lu, CY
    IPFA 2004: PROCEEDINGS OF THE 11TH INTERNATIONAL SYMPOSIUM ON THE PHYSICAL & FAILURE ANALYSIS OF INTEGRATED CIRCUITS, 2004, : 247 - 250
  • [6] Single-electron injections in fringing-field-induced charge-trapping memories
    Chiang, K. H.
    Chou, S. W.
    Hsu, H. C.
    Jeng, E. S.
    MICROELECTRONIC ENGINEERING, 2014, 113 : 66 - 69
  • [7] Performance improvement and scalability of nonoverlapped implantation nMOSFETs with charge-trapping spacers as nonvolatile memories
    Jeng, Erik S.
    Chiu, Chia-Sung
    Hon, Chih-Hsueh
    Kuo, Pai-Chun
    Fan, Chen-Chia
    Hsieh, Chien-Sheng
    Hsu, Hui-Chun
    Chen, Yuan-Feng
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2007, 54 (12) : 3299 - 3307
  • [8] Modeling of charge-trapping non-volatile-memories based on HfO2
    Verrelli, Emanuele
    Tsoukalas, Dimitris
    MICROELECTRONIC ENGINEERING, 2012, 90 : 23 - 25
  • [9] Effects of Dopant-Segregated Profiles on Schottky Barrier Charge-Trapping Flash Memories
    Shih, Chun-Hsing
    Luo, Yan-Xiang
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2014, 61 (05) : 1361 - 1368
  • [10] The future of charge trapping memories
    Mikolajick, T.
    Specht, M.
    Nagel, N.
    Mueller, T.
    Riedel, S.
    Beug, F.
    Melde, T.
    Kuesters, K. -H.
    2007 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS AND APPLICATIONS (VLSI-TSA), PROCEEDINGS OF TECHNICAL PAPERS, 2007, : 112 - +