A New Resistance Model for a Schottky Barrier Diode in CMOS Including N-well Thickness Effect

被引：2
|
作者：
Lee, Jaelin [1 ]
Kim, Suna [1 ]
Hong, Jong-Phil [2 ]
Lee, Sang-Gug [1 ]
机构：
[1] Korea Adv Inst Sci & Technol, Dept Elect Engn, Taejon 305701, South Korea
[2] Chungbuk Natl Univ, Dept Elect Engn, Cheongju, South Korea
来源：
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE | 2013年 / 13卷 / 04期
基金：
新加坡国家研究基金会;
关键词：
CMOS; capacitance; cut-off frequency; n-well thickness; resistance; Schottky barrier diodes;
D O I：
10.5573/JSTS.2013.13.4.381
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A new resistance model for a Schottky Barrier Diode (SBD) in CMOS technology is proposed in this paper. The proposed model includes the n-well thickness as a variable to explain the operational behavior of a planar SBD which is firstly introduced in this paper. The model is verified using the simulation methodology ATLAS. For verification of the analyzed model and the ATLAS simulation results, SBD prototypes are fabricated using a 0.13 mu m CMOS process. It is demonstrated that the model and simulation results are consistent with measurement results of fabricated SBD
引用
收藏
页码：381 / 386
页数：6
相关论文
共 50 条
  • [1] RESISTANCE MODULATION EFFECT IN N-WELL CMOS
    NIITSU, Y
    SASAKI, G
    NIHIRA, H
    KANZAKI, K
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1985, 32 (11) : 2227 - 2231
  • [2] RESISTANCE MODULATION EFFECT IN N-WELL CMOS.
    Niitsu, Youichiro
    Sasaki, Gen
    Nihira, Hiroyuki
    Kanzaki, Koichi
    IEEE Transactions on Electron Devices, 1985, ED-32 (11) : 2227 - 2231
  • [3] A Single-Photon Avalanche Diode in CMOS 0.5μm N-Well Process
    Zhang, Bowei
    Li, Zhenyu
    Zaghloul, Mona E.
    2012 IEEE SENSORS PROCEEDINGS, 2012, : 1505 - 1508
  • [4] DESIGN-MODEL AND GUIDELINE FOR N-WELL GUARD RING IN EPITAXIAL CMOS
    HUANG, CY
    CHEN, MJ
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1994, 41 (10) : 1806 - 1810
  • [5] STI edge effect on the series resistance of CMOS Schottky barrier diodes
    Lee, Jaelin
    Kim, Suna
    Hong, Jong-Phil
    Lee, Sang-Gug
    MICROWAVE AND OPTICAL TECHNOLOGY LETTERS, 2014, 56 (04) : 932 - 935
  • [6] V-Band Dual-Conversion Down-Converter With Low-Doped N-Well Schottky Diode in 0.18 μm CMOS Process
    Hsiao, Yu-Chih
    Meng, Chinchun
    Wei, Hung-Ju
    Wang, Ta-Wei
    Huang, Guo-Wei
    Chang, Mau-Chung Frank
    2013 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS SYMPOSIUM (RFIC), 2013, : 415 - 418
  • [7] THE BARRIER HEIGHT AND INTERFACE EFFECT OF A AU-N-GAN SCHOTTKY DIODE
    KHAN, MRH
    DETCHPROHM, T
    HACKE, P
    HIRAMATSU, K
    SAWAKI, N
    JOURNAL OF PHYSICS D-APPLIED PHYSICS, 1995, 28 (06) : 1169 - 1174
  • [8] A model for N-well junction effect on gate-charging damage in PMOSFETs
    Lin, W
    Sery, G
    IEEE ELECTRON DEVICE LETTERS, 2002, 23 (04) : 197 - 199
  • [9] STRESS EFFECT OF AG-N-TYPE SI SCHOTTKY-BARRIER DIODE
    KOBAYASHI, Y
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1979, 26 (06) : 993 - 995
  • [10] Effect of Deep N-Well Bias in an 850-nm Si Photodiode Fabricated Using the CMOS Process
    Chou, Fang-Ping
    Wang, Ching-Wen
    Li, Zi-Ying
    Hsieh, Yu-Chen
    Hsin, Yue-Ming
    IEEE PHOTONICS TECHNOLOGY LETTERS, 2013, 25 (07) : 659 - 662
12345