A Study on Reconfiguring On-chip Cache with Non-volatile Memory

被引：0

作者：

Wang, Mingqian ^{[1
]}

Sun, Zhaolin ^{[1
]}

Diao, Jietao ^{[1
]}

Wang, Xi ^{[1
]}

Li, Nan ^{[1
]}

Bu, Kai ^{[1
]}

机构：

[1] Natl Univ Def Technol, Coll Elect Sci & Engn, Changsha 410073, Hunan, Peoples R China

来源：

2014 11TH INTERNATIONAL JOINT CONFERENCE ON COMPUTER SCIENCE AND SOFTWARE ENGINEERING (JCSSE) | 2014年

关键词：

Hybrid Cache; NVM; architecture; performance; power consumption;

D O I：

暂无

中图分类号：

TP31 [计算机软件];

学科分类号：

081202 ; 0835 ;

摘要：

NVM has become a promising technology to partly replace SRAM as on-chip cache and reduce the gap between the core and cache. To take all advantages of NVM and SRAM, we propose a Hybrid Cache, constructing on-chip cache hierarchies with different technologies. As shown in article, hybrid cache performance and power consumption of Hybrid Cache have a large advantage over caches base on single technologies. In addition, we have shown some other methods that can optimize the performance of hybrid cache.

引用

页码：97 / 99

页数：3

共 50 条

[1] Energy Evaluation for Two-level On-chip Cache with Non-Volatile Memory on Mobile Processors
Matsuno, Shota
Tawada, Masashi
Yanagisawa, Masao
Kimura, Shinji
Togawa, Nozomu
Sugibayashi, Tadahiko
[J]. 2013 IEEE 10TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2013,
[2] A user's guide to non-volatile, on-chip analogue memory
Murray, AF
Buchan, LW
[J]. ELECTRONICS & COMMUNICATION ENGINEERING JOURNAL, 1998, 10 (02): : 53 - 63
[3] Amnesic Cache Management for Non-Volatile Memory
Kang, Dongwoo
Baek, Seungjae
Choi, Jongmoo
Lee, Donghee
Noh, Sam H.
Mutlu, Onur
[J]. 2015 31ST SYMPOSIUM ON MASS STORAGE SYSTEMS AND TECHNOLOGIES (MSST), 2015,
[4] Statistical Cache Bypassing for Non-Volatile Memory
Sun, Guangyu
Zhang, Chao
Li, Peng
Wang, Tao
Chen, Yiran
[J]. IEEE TRANSACTIONS ON COMPUTERS, 2016, 65 (11) : 3427 - 3440
[5] Towards Energy Efficient Hybrid On-chip Scratch Pad Memory with Non-Volatile Memory
Hu, Jingtong
Xue, Chun Jason
Zhuge, Qingfeng
Tseng, Wei-Che
Sha, Edwin H. -M.
[J]. 2011 DESIGN, AUTOMATION & TEST IN EUROPE (DATE), 2011, : 746 - 751
[6] On-Chip TaOx-Based Non-volatile Resistive Memory for in vitro Neurointerfaces
Zhuk, Maksim
Zarubin, Sergei
Karateev, Igor
Matveyev, Yury
Gornev, Evgeny
Krasnikov, Gennady
Negrov, Dmitiry
Zenkevich, Andrei
[J]. FRONTIERS IN NEUROSCIENCE, 2020, 14
[7] Non-volatile on-chip re-programmable memory technology from Europe
不详
[J]. ELECTRONICS WORLD, 2007, 113 (1851): : 4 - 4
[8] On-Chip Non-Volatile Reconfigurable THz Varifocal Metalens
Zhang, Shoujun
Chen, Xieyu
Liu, Kuan
Lang, Yuanhao
Xu, Quan
Singh, Ranjan
Cao, Tun
Tian, Zhen
[J]. LASER & PHOTONICS REVIEWS, 2023, 17 (11)
[9] Write Avoidance Cache Coherence Protocol for Non-volatile Memory as Last-Level Cache in Chip-Multiprocessor
Choi, Ju Hee
Kwak, Jong Wook
Jhon, Chu Shik
[J]. IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2014, E97D (08): : 2166 - 2169
[10] Using DRAM as Cache for Non-Volatile Main Memory Swapping
Kawata, Hirotaka
Nakagawa, Gaku
Oikawa, Shuichi
[J]. INTERNATIONAL JOURNAL OF SOFTWARE INNOVATION, 2016, 4 (01) : 61 - 71

← 1 2 3 4 5 →