共 18 条
- [1] ENOSYS FP7 EU Project: An Integrated Modeling and Synthesis Flow for Embedded Systems Design. [J]. 2012 7TH INTERNATIONAL WORKSHOP ON RECONFIGURABLE AND COMMUNICATION-CENTRIC SYSTEMS-ON-CHIP (RECOSOC), 2012,
- [5] EU FP7-288307 PHARAON project Parallel and heterogeneous architecture for real-time applications [J]. 16TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD 2013), 2013, : 371 - 378
- [6] System-level design based on UML/MARTE for FPGA-based embedded real-time systems [J]. Design Automation for Embedded Systems, 2016, 20 : 127 - 153
- [8] A Methodology for Mapping SysML Activity Diagram to Time Petri Net for Requirement Validation of Embedded Real-Time Systems with Energy Constraints [J]. THIRD INTERNATIONAL CONFERENCE ON DIGITAL SOCIETY: ICDS 2009, PROCEEDINGS, 2009, : 266 - 271
- [10] Testing real-time embedded systems using high level architecture [J]. Design Automation for Embedded Systems, 2016, 20 : 289 - 309