Optimizing a Buck Voltage Regulator and the Number of Decoupling Capacitors for a PDN Application

被引：0

作者：

Moreno-Mojica, Aurea E. ^{[1
]}

Rayas-Sanchez, Jose E. ^{[1
]}

Leal-Romo, Felipe J. ^{[2
]}

机构：

[1] ITESO Jesuit Univ Guadalajara, Dept Elect Syst & Informat, Guadalajara, Jalisco, Mexico

[2] Intel Corp, Guadalajara, Jalisco, Mexico

来源：

IEEE MTT-S LATIN AMERICA MICROWAVE CONFERENCE (LAMC-2021) | 2021年

关键词：

impedance profile; noise control; power delivery network; power integrity; voltage droop; voltage regulator;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

An optimization methodology to determine the best values of the compensation elements of a buck voltage regulator (VR) as well as the optimal number of decoupling capacitors in a power delivery network (PDN) application is proposed. A state average equivalent circuit model of the buck converter is employed. The proposed optimization methodology gradually finds the best compensation parameter values of a buck converter VR to meet some stability criteria in a PDN application. Additionally, the number of parallel decoupling capacitors in the PDN is minimized to simultaneously meet a frequency-domain impedance profile specification and a time-domain voltage droop requirement.

引用

页数：4

共 50 条

[1] On Finding the Optimal Number of Decoupling Capacitors by Minimizing the Equivalent Inductance of the PCB PDN
Shringarpure, Ketan
Zhao, Biyao
Wei, Leihao
Archambeault, Bruce
Ruehli, Albert
Cracraft, Michael
Cocchini, Matteo
Wheeler, Edward
Fan, Jun
Drewniak, James
[J]. 2014 IEEE INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY (EMC), 2014, : 218 - 223
[2] A Modified Genetic Algorithm for the Selection of Decoupling Capacitors in PDN Design
Juang, Jack
Zhang, Ling
Kiguradze, Zurab
Pu, Bo
Jin, Shuai
Hwang, Chulsoon
[J]. 2021 JOINT IEEE INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY, SIGNAL & POWER INTEGRITY, AND EMC EUROPE (EMC+SIPI AND EMC EUROPE), 2021, : 712 - 717
[3] Genetic Algorithm PDN Optimization based on Minimum Number of Decoupling Capacitors Applied to Arbitrary Target Impedance
de Paulis, Francesco
Cecchetti, Riccardo
Olivieri, Carlo
Buecker, Markus
[J]. 2020 IEEE INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY AND SIGNAL & POWER INTEGRITY VIRTUAL SYMPOSIUM(IEEE EMC+SIPI), 2020, : 428 - 433
[4] Analysis and Design of the Interposer PDN With Optimal Arrangement of Decoupling Capacitors
Wang, Yang
Dong, Gang
Zhi, Changle
Feng, Yinghao
Zhu, Zhangming
Yang, Yintang
[J]. IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2024, 14 (02): : 291 - 299
[5] Decoupling Capacitors Placement for a Multichip PDN by a Nature-Inspired Algorithm
Piersanti, Stefano
de Paulis, Francesco
Olivieri, Carlo
Orlandi, Antonio
[J]. IEEE TRANSACTIONS ON ELECTROMAGNETIC COMPATIBILITY, 2018, 60 (06) : 1678 - 1685
[6] Optimization of PDN decoupling capacitors for EMI Reduction based on Deep Reinforcement Learning
Lee, Changjong
Jeong, Sangyeong
Kim, Jingook
Kim, Jun-Bae
Ihm, Jeong Don
[J]. 2021 JOINT IEEE INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY, SIGNAL & POWER INTEGRITY, AND EMC EUROPE (EMC+SIPI AND EMC EUROPE), 2021, : 59 - 63
[7] Add an auxiliary voltage to a buck regulator
Betten, J
[J]. EDN, 2002, 47 (24) : 108 - 108
[8] PCB Decoupling Optimization With Variable Number of Capacitors
Kadlec, Petr
Marek, Martin
Stumpf, Martin
Sedenka, Vladimir
[J]. IEEE TRANSACTIONS ON ELECTROMAGNETIC COMPATIBILITY, 2019, 61 (06) : 1841 - 1848
[9] Analysis on Optimal Chip Floorplanning Considering Various Types of Decoupling Capacitors in Package PDN
Hwang, Jisoo
Jeong, James
Choi, Heejung
Pak, Jun So
[J]. IEEE 72ND ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2022), 2022, : 2091 - 2094
[10] Voltage Regulator Buck Converter with a Tapped Inductor for Fast Transient Response Application
Gu, Yu
Zhang, Donglai
[J]. IEEE TRANSACTIONS ON POWER ELECTRONICS, 2014, 29 (12) : 6249 - 6254

← 1 2 3 4 5 →