Advanced methods for analysis of wafer-to-wafer yield variation

被引:2
|
作者
Pak, J
Kittler, R
Hopper, B
Wen, P
机构
关键词
D O I
10.1109/ASMC.1997.630707
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
A fab-wide, wafer position tracking (WPT) system, along with advanced methods for data analysis, has been developed and implemented at AMD's Submicron Development Center (SDC). This system partitions the manufacturing flow into segments to efficiently monitor the entire process without adversely affecting cycle time or defectivity. A fully automated system of data analysis detects systematic relationships between wafer processing order and yield and/or parametric data. The system can detect linear, alternating, end-wafer, and other non-random trends. In addition, a spatial analysis technique has been incorporated for added sensitivity to small, localized phenomena. The modular nature of the WPT system allows it to be used with other wafer-level, data-gathering tools such as an in-situ particle monitor (ISPM). The analysis of wafer-to-wafer yield variation using this system has led to tightening of the wafer-level yield distribution and resulted in increased overall yield.
引用
收藏
页码:62 / 66
页数:5
相关论文
共 50 条
  • [1] Advanced Processing Control for Wafer-to-Wafer Hybrid Bonding
    Roy, Nikhil Aditya Kumar
    Housley, Richard
    Engelhard, Dan
    Wang, Hao
    Bayless, Cassie
    Nguyen, Chris
    Zach, Franz
    Badjate, Shubham
    Gottipati, Abhishek
    Yoav, Grauer
    Ben-nun, Oren
    Volkovich, Roie
    METROLOGY, INSPECTION, AND PROCESS CONTROL XXXVIII, 2024, 12955
  • [2] In situ estimation of blanket polish rates and wafer-to-wafer variation
    Patel, NS
    Miller, GA
    Jenkins, ST
    IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 2002, 15 (04) : 513 - 522
  • [3] A WAFER-TO-WAFER ALIGNMENT TECHNIQUE
    SMITH, RL
    COLLINS, SD
    SENSORS AND ACTUATORS, 1989, 20 (03): : 315 - 316
  • [4] On the Complexity of Wafer-to-Wafer Integration
    Duvillie, Guillerme
    Bougeret, Marin
    Boudet, Vincent
    Dokka, Trivikram
    Giroudeau, Rodolphe
    ALGORITHMS AND COMPLEXITY (CIAC 2015), 2015, 9079 : 208 - 220
  • [5] On the complexity of Wafer-to-Wafer Integration
    Bougeret, M.
    Boudet, V.
    Dokka, T.
    Duvillie, G.
    Giroudeau, R.
    DISCRETE OPTIMIZATION, 2016, 22 : 255 - 269
  • [6] Yield Improvement for 3D Wafer-to-Wafer Stacked Memories
    Mottaqiallah Taouil
    Said Hamdioui
    Journal of Electronic Testing, 2012, 28 : 523 - 534
  • [7] Maximizing the Functional Yield of Wafer-to-Wafer 3-D Integration
    Reda, Sherief
    Smith, Gregory
    Smith, Larry
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2009, 17 (09) : 1357 - 1362
  • [8] Yield Improvement for 3D Wafer-to-Wafer Stacked Memories
    Taouil, Mottaqiallah
    Hamdioui, Said
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2012, 28 (04): : 523 - 534
  • [9] Yield Improvement for 3D Wafer-to-Wafer Stacked ICs Using Wafer Matching
    Taouil, Mottaqiallah
    Hamdioui, Said
    Marinissen, Erik Jan
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2015, 20 (02)
  • [10] Key Feature Identification for Monitoring Wafer-to-Wafer Variation in Semiconductor Manufacturing
    Fan, Shu-Kai S.
    Hsu, Chia-Yu
    Tsai, Du-Ming
    Chou, Mabel C.
    Jen, Chih-Hung
    Tsou, Jen-Hsuan
    IEEE TRANSACTIONS ON AUTOMATION SCIENCE AND ENGINEERING, 2022, 19 (03) : 1530 - 1541