Exploring Design Space of a 3D Stacked Vector Cache

被引：0
|
作者：
Egawa, Ryusuke [1 ]
Endo, Yusuke
Tada, Jubee
Takizawa, Hiroyuki
Kobayashi, Hiroaki [1 ]
机构：
[1] Tohoku Univ, Cybersci Ctr, Sendai, Miyagi 980, Japan
来源：
2012 SC COMPANION: HIGH PERFORMANCE COMPUTING, NETWORKING, STORAGE AND ANALYSIS (SCC) | 2012年
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
收藏
页码：1477 / 1477
页数：1
相关论文
共 50 条
  • [1] Exploring Design Space of a 3D Stacked Vector Cache
    Egawa, Ryusuke
    Endo, Yusuke
    Takizwa, Hiroyuki
    Kobayashi, Hiroaki
    Tada, Jubee
    [J]. 2012 SC COMPANION: HIGH PERFORMANCE COMPUTING, NETWORKING, STORAGE AND ANALYSIS (SCC), 2012, : 1475 - +
  • [2] Design for 3D Stacked Circuits
    Franzon, P.
    Davis, W.
    Rotenberg, E.
    Stevens, J.
    Lipa, S.
    Nigussie, T.
    Pan, H.
    Baker, L.
    Schabel, J.
    Dey, S.
    Li, W.
    [J]. 2021 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2021,
  • [3] Optimizing Communication and Capacity in a 3D Stacked Reconfigurable Cache Hierarchy
    Madan, Niti
    Zhao, Li
    Muralimanohar, Naveen
    Udipi, Aniruddha
    Balasubramonian, Rajeev
    Iyer, Ravishankar
    Makineni, Srihari
    Newell, Donald
    [J]. HPCA-15 2009: FIFTEENTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, 2009, : 262 - +
  • [4] Design space exploration for 3-D cache
    Tsai, Yuh-Fang
    Wang, Feng
    Xie, Yuan
    Vijaykrishnan, Narayanan
    Irwin, Mary Jane
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2008, 16 (04) : 444 - 455
  • [5] Static Energy Minimization of 3D Stacked L2 Cache with Selective Cache Compression
    Park, Jongbum
    Jung, Jongpil
    Yi, Kang
    Kyung, Chong-Min
    [J]. 2013 IFIP/IEEE 21ST INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION (VLSI-SOC), 2013, : 228 - 233
  • [6] Exploration of 3D Stacked L2 Cache Design for High Performance and Efficient Thermal Control
    Sun, Guangyu
    Wu, Xiaoxia
    Xie, Yuan
    [J]. ISLPED 09, 2009, : 295 - 298
  • [7] Exploring Stacked Main Memory Architecture for 3D GPGPUs
    Zhang, Yuang
    Li, Li
    Jantsch, Axel
    Lu, Zhonghai
    Gao, Minglun
    Fu, Yuxiang
    Pan, Hongbing
    [J]. PROCEEDINGS OF 2015 IEEE 11TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2015,
  • [8] A new processor design based on 3D cache
    Yi, Lei
    Shan, Guangbao
    Liu, Song
    Xie, Chengmin
    [J]. PROCEEDINGS OF THE 2015 4TH NATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS AND COMPUTER ENGINEERING ( NCEECE 2015), 2016, 47 : 261 - 265
  • [9] Is the Future Cold or Tall? Design Space Exploration of Cryogenic and 3D Embedded Cache Memory
    Hankin, Alexander
    Pentecost, Lillian
    Min, Dongmoon
    Brooks, David
    Wei, Gu-Yeon
    [J]. 2023 IEEE INTERNATIONAL SYMPOSIUM ON PERFORMANCE ANALYSIS OF SYSTEMS AND SOFTWARE, ISPASS, 2023, : 134 - 144
  • [10] 3D OptoElectronic Stacked Processors: design and analysis
    Esener, S
    Marchand, P
    [J]. OPTICS IN COMPUTING 98, 1998, 3490 : 541 - 545
12345