共 50 条
- [1] Accelerating Deterministic Bit-Stream Computing with Resolution Splitting PROCEEDINGS OF THE 2019 20TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED), 2019, : 157 - 162
- [2] Deterministic bit-stream digital neurons IEEE TRANSACTIONS ON NEURAL NETWORKS, 2002, 13 (06): : 1514 - 1525
- [3] Using Residue Number Systems to Accelerate Deterministic Bit-stream Multiplication 2019 IEEE 30TH INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS (ASAP 2019), 2019, : 40 - 40
- [4] FPGA implementation of a deterministic bit-stream neuron 2003 INTERNATIONAL SEMICONDUCTOR CONFERENCE, VOLS 1 AND 2, PROCEEDINGS, 2003, : 371 - 374
- [5] Characterization of the Atmosphere as a Random Bit-Stream Generator ACTIVE AND PASSIVE SIGNATURES III, 2012, 8382
- [6] Power Aware Decoding of a Scalable Video bit-stream PROCEEDINGS OF THE INTERNATIONAL SYMPOSIUM ON PERFORMANCE EVALUATION OF COMPUTER AND TELECOMMUNICATION SYSTEMS, 2009, 41 (04): : 125 - +
- [9] Reconvergent Path-aware Simulation of Bit-stream Processing PROCEEDINGS OF THE GREAT LAKES SYMPOSIUM ON VLSI 2023, GLSVLSI 2023, 2023, : 225 - 226
- [10] Assurance of Fault-Tolerance in Bit-Stream Computing Converters PROCEEDINGS OF 2018 IEEE EAST-WEST DESIGN & TEST SYMPOSIUM (EWDTS 2018), 2018,