Application of the footing effect in the micromachining of self-aligned, free-standing, complimentary metal-oxide-semiconductor compatible structures

被引:4
|
作者
Ayón, AA [1 ]
Ishihara, K [1 ]
Braff, RA [1 ]
Sawin, HH [1 ]
Schmidt, MA [1 ]
机构
[1] MIT, Microsyst Technol Labs, Cambridge, MA 02319 USA
来源
关键词
D O I
10.1116/1.581760
中图分类号
TB3 [工程材料学];
学科分类号
0805 ; 080502 ;
摘要
The footing or notching effect is observed when silicon or polysilicon layers on buried dielectric films are overetched during dry processing. This effect is considered an undesirable feature for most applications; even though it is usually negligible in conventional reactive ion etching of submicron features due to the low current fluxes and small dimensions; However, the etching of wide trenches (several microns or more) using newer high density plasma etchers, can exhibit a notching effect that extends laterally a few microns. The minimization and suppression-of notching depends on achieving a balance between the deposition of passivating films and silicon etching. Therefore, we review the dependence of the footing effect on etching conditions in a time multiplexed deep etcher. The microfabrication of cantilevered structures using the footing effect is demonstrated by the micromachining of self-aligned, released electrostatic actuators. Silicon etching,;structure release and sidewall passivation or dielectric isolation deposition were done iri situ using very large scale integrated complimentary metal-oxide-semiconductor (CMOS) compatible plasma chemistries only. Thus, the low-temperature, soft-mask scheme presented here dan be easily integrated in the microfabrication of intelligent sensors and actuators; The measured pull-in voltage for a cantilevered beam 1000 mu m long and 3.2 mu m thick, of the order of 80 V, agrees with predicted values. The electrostatic actuators prepared in this fashion, subsequently underwent 10(5) pull-in cycles. of wear testing of up to 100 V without failure, confirming the robustness of this approach in the microfabrication of CMOS-compatible actuators and suspended structures. (C) 1999 American Vacuum Society. [S0734-2101(99)23304-0].
引用
收藏
页码:2274 / 2279
页数:6
相关论文
共 50 条
  • [1] Retention in metal-oxide-semiconductor structures with two embedded self-aligned Ge-nanocrystal layers
    Duguay, S.
    Burignat, S.
    Kern, P.
    Grob, J. J.
    Souifi, A.
    Slaoui, A.
    SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2007, 22 (08) : 837 - 842
  • [2] Self-Aligned Asymmetric Metal-Oxide-Semiconductor Field Effect Transistors Fabricated on Silicon-on-Insulator
    Kim, Jong Pil
    Song, Jae Young
    Kim, Sang Wan
    Park, Jae Hyun
    Choi, Woo Young
    Lee, Jong Duk
    Shin, Hyungcheol
    Park, Byung-Gook
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2009, 48 (09) : 0912011 - 0912015
  • [3] METAL-OXIDE-SEMICONDUCTOR FIELD-EFFECT TRANSISTORS FABRICATED USING SELF-ALIGNED SILICIDE TECHNOLOGY
    TSAUR, BY
    ANDERSON, CH
    APPLIED PHYSICS LETTERS, 1985, 47 (05) : 527 - 529
  • [4] Self-Aligned Bilayers for Flexible Free-Standing Organic Field-Effect Transistors
    Zajaczkowska, Hanna
    Veith, Lothar
    Waliszewski, Witold
    Bartkiewicz, Malgorzata A.
    Borkowski, Michal
    Sleczkowski, Piotr
    Ulanski, Jacek
    Graczykowski, Bartlomiej
    Blom, Paul W. M.
    Pisula, Wojciech
    Marszalek, Tomasz
    ACS APPLIED MATERIALS & INTERFACES, 2021, 13 (49) : 59012 - 59022
  • [5] Self-aligned 10-nm barrier layer formation technology for fully self-aligned metallization metal-oxide-semiconductor field-effect-transistor
    Matsuhashi, H
    Gotoh, A
    Lee, CH
    Yokoyama, M
    Masu, K
    Tsubouchi, K
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 1998, 37 (6A): : 3264 - 3267
  • [6] Novel gate-all-around metal-oxide-semiconductor field effect transistors with self-aligned structure
    Song, Jae Young
    Choi, Woo Young
    Kim, Jong Pil
    Kim, Sang Wan
    Lee, Jong Duk
    Park, Byung-Gook
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2007, 46 (4B): : 2046 - 2049
  • [7] Self-aligned contact metallization technology for III-V metal-oxide-semiconductor field effect transistors
    Zhang, Xingui
    Guo, Huaxin
    Lin, Hau-Yu
    Cheng, Chao-Ching
    Ko, Chih-Hsin
    Wann, Clement H.
    Luo, Guang-Li
    Chang, Chun-Yen
    Chien, Chao-Hsin
    Han, Zong-You
    Huang, Shih-Chiang
    Chin, Hock-Chun
    Gong, Xiao
    Koh, Shao-Ming
    Lim, Phyllis Shi Ya
    Yeo, Yee-Chia
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 2011, 29 (03):
  • [8] Self-Aligned and Non-Self-Aligned Contact Metallization in InGaAs Metal-Oxide-Semiconductor Field-Effect Transistors: A Simulation Study
    Kong, Eugene Y. -J.
    Yeo, Yee-Chia
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2014, 61 (03) : 734 - 741
  • [9] InGaAs Metal-Oxide-Semiconductor FETs with Self-Aligned Ni-Alloy Source/Drain
    Wang, Shin-Yuan
    Chien, Chao-Hsin
    Lin, Jin-Ju
    Chang, Chun-Yen
    PROCEEDINGS OF THE 22ND INTERNATIONAL SYMPOSIUM ON THE PHYSICAL AND FAILURE ANALYSIS OF INTEGRATED CIRCUITS (IPFA 2015), 2015, : 390 - 393
  • [10] APPLICATION OF THE SELF-ALIGNED TITANIUM SILICIDE PROCESS TO VERY LARGE-SCALE INTEGRATED N-METAL-OXIDE-SEMICONDUCTOR AND COMPLEMENTARY METAL-OXIDE-SEMICONDUCTOR TECHNOLOGIES
    HAKEN, RA
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 1985, 3 (06): : 1657 - 1663