Automatic test pattern generation

被引：0
|
作者：
Drechsler, Rolf [1 ]
Fey, Gorschwin [1 ]
机构：
[1] Univ Bremen, Inst Comp Sci, D-28359 Bremen, Germany
来源：
FORMAL METHODS FOR HARDWARE VERIFICATION | 2006年 / 3965卷
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
The postproduction test of integrated circuits is crucial to ensure a high quality of the final product. This test is carried out by checking the correct response of the chip under predefined input stimuli - or test patterns. These patterns are calculated by algorithms for Automatic Test Pattern Generation (ATPG). The basic concepts and algorithms for ATPG are reviewed in this chapter. Then, an advanced SAT-based ATPG tool is introduced and emprically evaluated.
引用
收藏
页码：30 / 55
页数：26
相关论文
共 50 条
  • [1] AUTOMATIC TEST PATTERN GENERATION
    DERBYSHIRE, K
    ELECTRONIC ENGINEERING, 1993, 65 (802): : S57 - &
  • [2] ALGORITHMS FOR AUTOMATIC TEST PATTERN GENERATION
    KIRKLAND, T
    MERCER, MR
    IEEE DESIGN & TEST OF COMPUTERS, 1988, 5 (03): : 43 - 55
  • [3] Automatic test pattern generation with BOA
    Gravagnoli, Tiziana
    Ferrandi, Fabrizio
    Lanzi, Pier Luca
    Sciuto, Donatella
    PARALLEL PROBLEM SOLVING FROM NATURE - PPSN IX, PROCEEDINGS, 2006, 4193 : 423 - 432
  • [4] AUTOMATIC TEST PATTERN GENERATION COMES OF AGE
    YURASH, S
    GALIVANCHE, R
    ELECTRONIC ENGINEERING, 1991, 63 (777): : 35 - &
  • [5] AUTOMATIC TEST PATTERN GENERATION WITH BRANCH TESTING
    MAKKI, RZ
    BOUGHAZALE, S
    TIANSHANG, C
    IEEE TRANSACTIONS ON COMPUTERS, 1991, 40 (06) : 785 - 791
  • [6] AUTOMATIC TEST PATTERN GENERATION ON PARALLEL PROCESSORS
    ARVINDAM, S
    KUMAR, V
    RAO, VN
    SINGH, V
    PARALLEL COMPUTING, 1991, 17 (12) : 1323 - 1342
  • [7] Current directions in automatic test-pattern generation
    Cheng, KT
    Krstic, A
    COMPUTER, 1999, 32 (11) : 58 - +
  • [8] Automatic test pattern generation for interconnect open defects
    Spinner, Stefan
    Polian, Ilia
    Engelke, Piet
    Becker, Bernd
    Keim, Martin
    Cheng, Wu-Tung
    26TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2008, : 181 - +
  • [9] Modeling the difficulty of sequential automatic test pattern generation
    Marchok, TE
    Maly, W
    INTERNATIONAL CONFERENCE ON COMPUTER DESIGN - VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, 1996, : 261 - 271
  • [10] Automatic test pattern generation for resistive bridging faults
    Engelke, P
    Polian, I
    Renovell, M
    Becker, B
    ETS 2004: NINTH IEEE EUROPEAN TEST SYMPOSIUM, PROCEEDINGS, 2004, : 160 - 165
12345