Mixed-mode artificial neuron for CMOS integration

被引:0
|
作者
Zatorre, Guillermo [1 ]
Medrano, Nicolas [1 ]
Sanz, M. Teresa [1 ]
Martinez, Pedro A. [1 ]
Celma, Santiago [1 ]
机构
[1] Univ Zaragoza, Grp Diseno Elect, Fac Ciencias, Zaragoza, Spain
关键词
D O I
10.1109/MELCON.2006.1653118
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A new approach to designing artificial neurons in CMOS technology is proposed in this paper. Design and simulation results of the basic building blocks are presented. Programmable weights are obtained using a current-mode mixed-signal four-quadrant multiplier, whereas the non-linear output function is implemented with a specifically designed class AB current conveyor. Starting from circuit simulation results, the behaviour of the proposed neuron was modeled. A Multilayer Perceptron Network implemented with the new artificial neuron structure was trained to tackle linearization of a Giant Magneto-Resistive sensor. Simulation results show the efficiency of the new implementation.
引用
收藏
页码:381 / 384
页数:4
相关论文
共 50 条
  • [1] AN ARTIFICIAL-INTELLIGENCE APPROACH TO MULTILEVEL MIXED-MODE QUALITATIVE SIMULATION OF CMOS ICS
    KAUL, N
    BISWAS, G
    BHUVA, B
    [J]. COMPUTERS & ELECTRICAL ENGINEERING, 1994, 20 (05) : 369 - 382
  • [2] Analysis and simulation of a mixed-mode neuron architecture for sensor conditioning
    Zatorre-Navarro, Guillermo
    Medrano-Marques, Nicolas
    Celma-Pueyo, Santiago
    [J]. IEEE TRANSACTIONS ON NEURAL NETWORKS, 2006, 17 (05): : 1332 - 1335
  • [3] A new modeling technique for mixed-mode simulation of CMOS circuits
    Samudra, G
    Lee, TK
    [J]. INTEGRATION-THE VLSI JOURNAL, 1997, 22 (1-2) : 87 - 99
  • [4] CMOS mixed-mode adaptive circuit for analog LMS algorithm
    Flores-Nava, LM
    Gómez-Castañeda, F
    Moreno-Cadenas, JA
    [J]. PROCEEDINGS OF THE 43RD IEEE MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I-III, 2000, : 996 - 998
  • [5] MIXED-MODE SYSTEMS-APPROACH TO SENSORY INTEGRATION AND LEARNING
    MALLACH, LE
    [J]. BIOPHYSICAL JOURNAL, 1976, 16 (02) : A186 - A186
  • [6] Mixed-mode WLAN: The integration of ad hoc mode with wireless LAN infrastructure
    Chen, JC
    Chan, SHG
    He, JY
    Liew, SC
    [J]. GLOBECOM'03: IEEE GLOBAL TELECOMMUNICATIONS CONFERENCE, VOLS 1-7, 2003, : 231 - 235
  • [7] A CMOS mixed-mode sample-and-hold circuit for pipelined ADCs
    Jiang, Shan
    Do, Manh Anh
    Yeo, Kiat Seng
    [J]. VLSI-SOC: RESEARCH TRENDS IN VLSI AND SYSTEMS ON CHIP, 2008, : 81 - 99
  • [8] Live Demonstration: A Mixed-Mode Signal CMOS Chip for Hyperdimensional Computing
    Garcia-Lesta, D.
    Pardo, F.
    Pereira-Rial, O.
    Brea, V. M.
    Lopez, P.
    Cabello, D.
    [J]. 2024 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, ISCAS 2024, 2024,
  • [9] CMOS time-to-digital converters for mixed-mode signal processing
    Yuan, Fei
    [J]. JOURNAL OF ENGINEERING-JOE, 2014,
  • [10] Mixed-mode oscillations in a three time-scale model for the dopaminergic neuron
    Krupa, Martin
    Popovic, Nikola
    Kopell, Nancy
    Rotstein, Horacio G.
    [J]. CHAOS, 2008, 18 (01)