Classification of Massively Parallel Computer Architectures

被引:18
|
作者
Shami, Muhammad Ali [1 ]
Hemani, Ahmed [1 ]
机构
[1] Royal Inst Technol, Dept ES, S-16440 Stockholm, Sweden
关键词
D O I
10.1109/IPDPSW.2012.42
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Faced with slowing performance and energy benefits of technology scaling, VLSI/Computer architectures have turned from parallel to massively parallel machines for personal and embedded applications in the form of multi and many core architectures. Additionally, in the pursuit of finding the sweet spot between engineering and computational efficiency, massively parallel Coarse Grain Reconfigurable Architectures(CRGAs) have been researched. While these articles have been surveyed, they have not been rigorously classified to enable objective differentiation and comparison for performance, area and flexibility. In this paper, we extend the well known Skillicorn taxonomy to create new classes, present a scoring system to rate these classes on flexibility, and present equations for early estimation of area and configuration overheads. Furthermore, we use this extended classification scheme to classify and compare 25 different massively parallel architectures that covers most of the reported CGRAs and other well known multi and many core architectures.
引用
收藏
页码:344 / 351
页数:8
相关论文
共 50 条
  • [1] Vortex Methods for Massively Parallel Computer Architectures
    Chatelain, Philippe
    Curioni, Alessandro
    Bergdorf, Michael
    Rossinelli, Diego
    Andreoni, Wanda
    Koumoutsakos, Petros
    HIGH PERFORMANCE COMPUTING FOR COMPUTATIONAL SCIENCE - VECPAR 2008, 2008, 5336 : 479 - +
  • [2] The effect of nanowire limitations on massively parallel computer architectures
    Tomlinson, CD
    Fountain, TJ
    Crawley, DG
    NANOWIRES, 1997, 340 : 399 - 407
  • [3] Operating system support for massively parallel computer architectures: an introduction
    1600, John Wiley & Sons Inc, New York, NY, USA (03):
  • [4] OPTICAL INTERCONNECTIONS FOR MASSIVELY PARALLEL ARCHITECTURES
    GUHA, A
    BRISTOW, J
    SULLIVAN, C
    HUSAIN, A
    APPLIED OPTICS, 1990, 29 (08): : 1077 - 1093
  • [5] PROFILING ON A MASSIVELY PARALLEL COMPUTER
    BECHER, JD
    BECK, KL
    LECTURE NOTES IN COMPUTER SCIENCE, 1992, 634 : 97 - 102
  • [6] PFFT: AN EXTENSION OF FFTW TO MASSIVELY PARALLEL ARCHITECTURES
    Pippig, Michael
    SIAM JOURNAL ON SCIENTIFIC COMPUTING, 2013, 35 (03): : C213 - C236
  • [7] Analytical approach to massively parallel architectures for nanotechnologies
    Jäger, B
    Niemann, JC
    Rückert, U
    16TH INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURE AND PROCESSORS, PROCEEDINGS, 2005, : 268 - 275
  • [8] COMPILING FOR MASSIVELY-PARALLEL ARCHITECTURES - A PERSPECTIVE
    FEAUTRIER, P
    MICROPROCESSING AND MICROPROGRAMMING, 1995, 41 (5-6): : 425 - 439
  • [9] A multiprocessor cache for massively parallel SoC architectures
    Niemann, Jorg-Christian
    LiB, Christian
    Porrmann, Mario
    Rueckert, Ulrich
    ARCHITECTURE OF COMPUTING SYSTEMS - ARCS 2007, PROCEEDINGS, 2007, 4415 : 83 - +
  • [10] FLOATING POINT ACCELERATION IN MASSIVELY PARALLEL ARCHITECTURES
    MARESCA, M
    FRISIANI, AL
    VERNAZZA, T
    MICROPROCESSING AND MICROPROGRAMMING, 1989, 27 (1-5): : 495 - 500