Novel organic chip packaging technology and impacts on high speed interfaces

被引:1
|
作者
Garben, B [1 ]
Huber, A [1 ]
Kaller, D [1 ]
Klink, E [1 ]
Grivet-Talocia, S [1 ]
Duca, C [1 ]
Katopis, GA [1 ]
机构
[1] IBM Deutschland Entwicklung GmbH, D-7032 Boblingen, Germany
关键词
D O I
10.1109/EPEP.2002.1057921
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
The high dense interconnect (HDI) organic chip packaging technology has made rapid development advancements in the last few years. Due to the dense wiring structures in the build up layers and newly also in the laminated core, high signal I/O applications and dense chip area array footprints can be supported. These technology improvements allow specific applications. In this paper the electrical characteristics of the HDI organic chip packaging technology are described with regards to signal and power noise. In addition the impact on high speed data transmission and the performance differences between single-chip module (SCM) and multi-chip modules (MCM) are discussed.
引用
收藏
页码:231 / 234
页数:4
相关论文
共 50 条
  • [31] UTCP: A Novel Polyimide-Based Ultra-Thin Chip Packaging Technology
    Christiaens, W.
    Bosman, E.
    Vanfleteren, J.
    IEEE TRANSACTIONS ON COMPONENTS AND PACKAGING TECHNOLOGIES, 2010, 33 (04): : 754 - 760
  • [32] Technology comparisons and the economics of flip chip packaging
    Prasad, S
    Sathyanarayan, S
    SOLID STATE TECHNOLOGY, 2001, : S18 - +
  • [33] High density organic flip chip package substrate technology
    Petefish, WG
    Noddin, DB
    Hanson, DA
    Gorrell, RE
    Sylvester, MF
    48TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE - 1998 PROCEEDINGS, 1998, : 1089 - 1097
  • [34] A novel vision chip for high-speed target tracking
    Miao, Wei
    Lin, Qingyu
    Wu, Nanjian
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2007, 46 (4B): : 2220 - 2225
  • [35] Voltage Surges by Backside ESD Impacts on IC Chip in Flip Chip Packaging
    Wadatsumi, Takuya
    Kawai, Kohei
    Hasegawa, Rikuu
    Miki, Takuji
    Nagata, Makoto
    Muramatsu, Kikuo
    Hasegawa, Hiromu
    Sawada, Takuya
    Fukushima, Takahito
    Kondo, Hisashi
    2022 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2022,
  • [36] Experimental Exploration of the Backside ESD Impacts on an IC Chip in Flip Chip Packaging
    Wadatsumi, Takuya
    Kawai, Kohei
    Hasegawa, Rikuu
    Muramatsu, Kikuo
    Hasegawa, Hiromu
    Sawada, Takuya
    Fukushima, Takahito
    Kondo, Hisashi
    Miki, Takuji
    Nagata, Makoto
    IEICE TRANSACTIONS ON ELECTRONICS, 2023, E106C (10) : 556 - 564
  • [37] Voltage Surges by Backside ESD Impacts on IC Chip in Flip Chip Packaging
    Wadatsumi, Takuya
    Kawai, Kohei
    Hasegawa, Rikuu
    Miki, Takuji
    Nagata, Makoto
    Muramatsu, Kikuo
    Hasegawa, Hiromu
    Sawada, Takuya
    Fukushima, Takahito
    Kondo, Hisashi
    2022 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2022,
  • [38] An off-chip ESD protection strategy for high-speed USB interfaces
    Wang, Jing-Min
    Lin, Chun-Ting
    WSEAS Transactions on Circuits and Systems, 2013, 12 (08): : 243 - 252
  • [39] Novel packaging technology for high-g MEMS accelerometer
    Jiao, Xin-Quan
    Chen, Jia-Bin
    Yin, Jing-Yuan
    Meng, Ding
    Zhongguo Guanxing Jishu Xuebao/Journal of Chinese Inertial Technology, 2013, 21 (04): : 536 - 539
  • [40] HIGH SPEED HIGH TECH PACKAGING
    KHYM, FP
    JOURNAL OF THE AMERICAN OIL CHEMISTS SOCIETY, 1985, 62 (04) : 617 - 617