Novel organic chip packaging technology and impacts on high speed interfaces

被引：1

作者：

Garben, B ^{[1
]}

Huber, A ^{[1
]}

Kaller, D ^{[1
]}

Klink, E ^{[1
]}

Grivet-Talocia, S ^{[1
]}

Duca, C ^{[1
]}

Katopis, GA ^{[1
]}

机构：

[1] IBM Deutschland Entwicklung GmbH, D-7032 Boblingen, Germany

来源：

ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING | 2002年

关键词：

D O I：

10.1109/EPEP.2002.1057921

中图分类号：

T [工业技术];

学科分类号：

08 ;

摘要：

The high dense interconnect (HDI) organic chip packaging technology has made rapid development advancements in the last few years. Due to the dense wiring structures in the build up layers and newly also in the laminated core, high signal I/O applications and dense chip area array footprints can be supported. These technology improvements allow specific applications. In this paper the electrical characteristics of the HDI organic chip packaging technology are described with regards to signal and power noise. In addition the impact on high speed data transmission and the performance differences between single-chip module (SCM) and multi-chip modules (MCM) are discussed.

引用

页码：231 / 234

页数：4

共 50 条

[21] Packaging of a high-speed optical modulator using flip chip interconnects
Visagathilagar, YS
Rowe, WST
Mitchell, A
Bennett, G
Grosser, M
54TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, VOLS 1 AND 2, PROCEEDINGS, 2004, : 212 - 218
[22] Extreme high speed microvia drilling of chip and wafer scale packaging products
Lizotte, T
Ohar, O
IEEE/CPMT/SEMI(R) 28TH INTERNATIONAL ELECTRONICS MANUFACTURING TECHNOLOGY SYMPOSIUM, 2003, : 379 - 387
[23] Novel Chip-Last Method for Embedded Actives in Organic Packaging Substrates
Lee, Baik-Woo
Sundaram, Venky
Kennedy, Scott
Baars, Dirk
Tummala, Rao
IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2012, 2 (01): : 63 - 70
[24] Programmable Logic Core Enhancements for High-Speed On-Chip Interfaces
Quinton, Bradley R.
Wilton, Steven J. E.
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2009, 17 (09) : 1334 - 1339
[25] Framed Repetition Code for High Speed Chip-to-Chip Communication in Multi-Drop Interfaces
Zhao, Yu
Gruenheid, Rainer
Bauch, Gerhard
ICC 2019 - 2019 IEEE INTERNATIONAL CONFERENCE ON COMMUNICATIONS (ICC), 2019,
[26] Chip scale packaging using chip-on-flex technology
Fillion, R
Burdick, B
Shaddock, D
Piacente, P
47TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 1997 PROCEEDINGS, 1997, : 638 - 642
[27] BOND WIRELESS MULTICHIP PACKAGING TECHNOLOGY FOR HIGH-SPEED CIRCUITS
CHEN, CL
MAHONEY, LJ
TSANG, DZ
MOLVAR, KM
IEEE TRANSACTIONS ON COMPONENTS HYBRIDS AND MANUFACTURING TECHNOLOGY, 1992, 15 (04): : 451 - 456
[28] High density packaging using flip chip technology in mobile communication equipment
Nishida, K
Shimizu, K
Yui, T
Honma, H
Matsumura, N
Okamoto, I
Abe, K
Takada, K
Ema, T
Koguchi, H
Sasaki, C
2001 INTERNATIONAL SYMPOSIUM ON MICROELECTRONICS, PROCEEDINGS, 2001, 4587 : 272 - 277
[29] High-speed Precision Handling Technology of Micro-chip for Fan-out Wafer Level Packaging (FOWLP) Application
Chen, Qianwen
Hung, Li-Wen
Colgan, Evan
Wen, Bo
Dang, Bing
Budd, Russell
Nah, Jae-Woong
Knickerbocker, John
2018 IEEE 68TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2018), 2018, : 1981 - 1986
[30] Technology comparisons and the economics of flip chip packaging
Prasad, S.
Sathyanarayan, S.
Solid State Technology, 2001, 44 (3 SUPPL.)

← 1 2 3 4 5 →