Evaluation of RF electrostatic discharge (ESD) protection in 0.18-μm CMOS technology

被引：5

作者：

Du, Xiaoyang ^{[1
]}

Dong, Shurong ^{[1
]}

Han, Yan ^{[1
]}

Liou, Juin J. ^{[1
,2
]}

Huo, Mingxu ^{[1
]}

Li, You ^{[2
]}

Cui, Qiang ^{[1
]}

Huang, Dahai ^{[1
]}

Wang, Demiao ^{[1
]}

机构：

[1] Zhejiang Univ, ESD Lab, Dept ISEE, Hangzhou 310027, Zhejiang, Peoples R China

[2] Univ Cent Florida, Sch Elect & Comp Engn, Orlando, FL 32816 USA

来源：

MICROELECTRONICS RELIABILITY | 2008年 / 48卷 / 07期

关键词：

D O I：

10.1016/j.microrel.2008.04.005

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Electrostatic discharge (ESD) protection design is challenging for RF integrated circuits (ICs) because of the trade-off between the ESD robustness and parasitic capacitance. ESD protection devices are fabricated using the 0.18-mu m RF CMOS process and their RF ESD characteristics are investigated by the transmission line pulsing (TLP) tester. The results suggest that the silicon controlled rectifier (SCR) is superior to the diode and NMOS from the perspective of ESD robustness and parasitic, but the SCR nevertheless possesses a longer turn-on time. (C) 2008 Elsevier Ltd. All rights reserved.

引用

页码：995 / 999

页数：5

共 50 条

[1] ESD implantations for on-chip ESD protection with layout consideration in 0.18-μm salicided CMOS technology
Ker, MD
Chuang, CH
Lo, WY
[J]. IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 2005, 18 (02) : 328 - 337
[2] ESD implantations in 0.18-μm salicided CMOS technology for on-chip ESD protection with layout consideration
Ker, MD
Chuang, CH
[J]. PROCEEDINGS OF THE 2001 8TH INTERNATIONAL SYMPOSIUM ON THE PHYSICAL & FAILURE ANALYSIS OF INTEGRATED CIRCUITS, 2001, : 85 - 90
[3] 40-Gb/s amplifier and ESD protection circuit in 0.18-μm CMOS technology
Galal, S
Razavi, B
[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2004, 39 (12) : 2389 - 2396
[4] RF potential of a 0.18-μm CMOS logic device technology
Burghartz, JN
Hargrove, M
Webster, CS
Groves, RA
Keene, M
Jenkins, KA
Logan, R
Nowak, E
[J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2000, 47 (04) : 864 - 870
[5] Investigation on RF characteristics of stacked P-I-N polysilicon diodes for ESD protection design in 0.18-μm CMOS technology
Shiu, Yu-Da
Chuang, Che-Hao
Ker, Ming-Dou
[J]. 2006 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS, AND APPLICATIONS (VLSI-TSA), PROCEEDINGS OF TECHNICAL PAPERS, 2006, : 56 - +
[6] ESD (Electrostatic Discharge) protection design for nanoelectronics in CMOS technology
Ker, Ming-Dou
[J]. ADVANCED SIGNAL PROCESSING, CIRCUITS, AND SYSTEM DESIGN TECHNIQUES FOR COMMUNICATIONS, 2006, : 217 - 279
[7] RF characteristics of 0.18-μm CMOS transistors
Han, K
Han, JH
Je, M
Shin, Y
[J]. JOURNAL OF THE KOREAN PHYSICAL SOCIETY, 2002, 40 (01) : 45 - 48
[8] Optimization of PMOS-triggered SCR devices for on-chip ESD protection in a 0.18-μm CMOS technology
Chen, Shih-Hung
Ker, Ming-Dou
[J]. IPFA 2007: PROCEEDINGS OF THE 14TH INTERNATIONAL SYMPOSIUM ON THE PHYSICAL & FAILURE ANALYSIS OF INTEGRATED CIRCUITS, 2007, : 245 - +
[9] ESD failure mechanisms of analog I/O cells in 0.18-μm CMOS technology
Ker, MD
Chen, SH
Chuang, CH
[J]. IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2006, 6 (01) : 102 - 111
[10] RF modeling of an MOS varactor and MIM capacitor in 0.18-μm CMOS technology
Song, SS
Han, J
Je, M
Han, K
Shin, H
[J]. JOURNAL OF THE KOREAN PHYSICAL SOCIETY, 2002, 41 (06) : 922 - 926

← 1 2 3 4 5 →