Rapid Exploration of Multimedia System-on-Chips with Automatically Generated Software Performance Models

被引:2
|
作者
Kirchsteiger, C. M. [1 ]
Schweitzer, H. [1 ]
Trummer, C. [1 ]
Steger, C. [1 ]
Weiss, R. [1 ]
Pistauer, M. [2 ]
机构
[1] Graz Univ Technol, Inst Tech Informat, A-8010 Graz, Austria
[2] CISC Semicond GmbH, Klagenfurt, Austria
关键词
D O I
10.1109/ESTMED.2008.4696988
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
A challenge in the design space exploration of todays' multimedia system-on-chip (SoC) designs is to rapidly evaluate the large number of different processor types. This limitation is resolved by our methodology, originated from the SIMBA(1) project. It automatically generates a SystemC performance model of the software code with respect to the chosen processor type. The generated performance model consists of the original software C-code annotated with SystemC wait statements to consider the execution time on the target processor These wait statements are automatically determined by the target cross-compiler's assembler code and the processor datasheet and consider also memory accesses and pipeline effects. In our experiments we automatically generate both a performance model of an ARM and a TI processor This only requires the target cross-compiler and the processor datasheet and is widely applicable to various processor types. We show that our models can be used easily to compare the software performance on these platforms. We also demonstrate that the models can be smoothly integrated into an existing multimedia SoC for a rapid software-driven architecture exploration.
引用
收藏
页码:19 / +
页数:2
相关论文
共 50 条
  • [1] Models and formal verification of multiprocessor system-on-chips
    Brekling, Aske
    Hansen, Michael R.
    Madsen, Jan
    JOURNAL OF LOGIC AND ALGEBRAIC PROGRAMMING, 2008, 77 (1-2): : 1 - 19
  • [2] A software test program generator for verifying system-on-chips
    Cheng, A
    Lim, CC
    Parashkevov, A
    HLDVT'05: TENTH ANNUAL IEEE INTERNATIONAL HIGH-LEVEL DESIGN VALIDATION AND TEST WORKSHOP, PROCEEDINGS, 2005, : 79 - 86
  • [3] Performance Estimation of Pipelined MultiProcessor System-on-Chips (MPSoCs)
    Javaid, Haris
    Ignjatovic, Aleksander
    Parameswaran, Sri
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2014, 25 (08) : 2159 - 2168
  • [4] Cappuccino: Efficient CNN Inference Software Synthesis for Mobile System-on-Chips
    Motamedi, Mohammad
    Fong, Daniel
    Ghiasi, Soheil
    IEEE EMBEDDED SYSTEMS LETTERS, 2019, 11 (01) : 9 - 12
  • [5] Virtual architecture mapping: a SystemC based methodology for architectural exploration of System-on-Chips
    Kogel, Tim
    Doerper, Malte
    Kempf, Torsten
    Wieferink, Andreas
    INTERNATIONAL JOURNAL OF EMBEDDED SYSTEMS, 2008, 3 (03) : 150 - 159
  • [6] Exploration of system-level trade-offs for application mapping in multiprocessor system-on-chips
    Geelen, B
    Brockmeyer, E
    Lafruit, G
    Lauwereins, R
    Verkest, D
    2005 PHD RESEARCH IN MICROELECTRONICS AND ELECTRONICS, VOLS 1 AND 2, PROCEEDINGS, 2005, : 426 - 429
  • [7] Samba-bus: A high performance bus architecture for system-on-chips
    Lu, RB
    Koh, CK
    ICCAD-2003: IEEE/ACM DIGEST OF TECHNICAL PAPERS, 2003, : 8 - 12
  • [8] SAMBA-Bus: A high performance bus architecture for system-on-chips
    Lu, Ruibing
    Cao, Aiqun
    Koh, Cheng-Kok
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2007, 15 (01) : 69 - 79
  • [9] Area Optimization with Non-linear Models in Core Mapping for System-on-Chips
    Joseph, Jan Moritz
    Ermel, Dominik
    Drewes, Tobias
    Bamberg, Lennart
    Garcia-Oritz, Alberto
    Pionteck, Thilo
    2019 8TH INTERNATIONAL CONFERENCE ON MODERN CIRCUITS AND SYSTEMS TECHNOLOGIES (MOCAST), 2019,
  • [10] Design of high-performance system-on-chips using communication architecture tuners
    Lahiri, K
    Raghunathan, A
    Lakshminarayana, G
    Dey, S
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2004, 23 (05) : 620 - 636