Lord of the x86 Rings: A Portable User Mode Privilege Separation Architecture on x86

被引:12
|
作者
Lee, Hojoon [1 ]
Song, Chihyun [2 ]
Kang, Brent Byunghoon [2 ]
机构
[1] CISPA Helmholtz Ctr iG, Saarbrucken, Germany
[2] Korea Adv Inst Sci & Technol, GSIS, Sch Comp, Daejeon, South Korea
基金
新加坡国家研究基金会;
关键词
privilege separation; memory protection; operating system;
D O I
10.1145/3243734.3243748
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Modern applications often involve processing of sensitive information. However, the lack of privilege separation within the user space leaves sensitive application secret such as cryptographic keys just as unprotected as a "hello world" string. Cutting-edge hardware-supported security features are being introduced. However, the features are often vendor-specific or lack compatibility with older generations of the processors. The situation leaves developers with no portable solution to incorporate protection for the sensitive application component. We propose LOTRx86, a fundamental and portable approach for user-space privilege separation. Our approach creates a more privileged user execution layer called PrivUser by harnessing the underused intermediate privilege levels on the x86 architecture. The PrivUser memory space, a set of pages within process address space that are inaccessible to user mode, is a safe place for application secrets and routines that access them. We implement the LOTRx86 ABI that exports the privcall interface to users to invoke secret handling routines in PrivUser. This way, sensitive application operations that involve the secrets are performed in a strictly controlled manner. The memory access control in our architecture is privilege-based, accessing the protected application secret only requires a change in the privilege, eliminating the need for costly remote procedure calls or change in address space. We evaluated our platform by developing a proof-of-concept LOTRx86-enabled web server that employs our architecture to securely access its private key during an SSL connection. We conducted a set of experiments including a performance measurement on the PoC on both Intel and AMD PCs, and confirmed that LOTRx86 incurs only a limited performance overhead.
引用
收藏
页码:1441 / 1454
页数:14
相关论文
共 50 条
  • [1] CodeSurfer/x86 - A platform for analyzing x86 executables
    Balakrishnan, G
    Gruian, R
    Reps, T
    Teitelbaum, T
    COMPILER CONSTRUCTION, PROCEEDINGS, 2005, 3443 : 250 - 254
  • [2] X86 REVIVED
    SHANDLE, J
    ELECTRONIC DESIGN, 1995, 43 (17) : 14 - 14
  • [3] Model checking x86 executables with CodeSurfer/x86 and WPDS++
    Balakrishnan, G
    Reps, T
    Kidd, N
    Lal, A
    Lim, J
    Melski, D
    Gruian, R
    Yong, S
    Chen, CH
    Teitelbaum, T
    COMPUTER AIDED VERIFICATION, PROCEEDINGS, 2005, 3576 : 158 - 163
  • [4] X86 PROCESSORS
    Dipert, Brian
    EDN, 2010, 55 (03) : 19 - +
  • [6] Embedding X86 and beyond
    Fittes, D
    CONTROL AND INSTRUMENTATION, 1997, 29 (07): : 29 - 29
  • [7] x86 competition heats
    Halfhill, TR
    BYTE, 1997, 22 (08): : 20 - 21
  • [8] -X86历史之旅
    张良友
    吉林农业科技学院学报, 2007, (01) : 36 - 38
  • [9] Step aside, x86
    Schlack, M
    BYTE, 1997, 22 (12): : 14 - 14
  • [10] x86 Computer Architecture Simulators: A Comparative Study
    Akram, Ayaz
    Sawalha, Lina
    PROCEEDINGS OF THE 34TH IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), 2016, : 638 - 645