An Efficient Routing Method for Pseudo-Exhaustive Built-in Self-Testing of High-Speed Interconnects

被引:1
|
作者
Liu, J.
Jone, W. B.
机构
关键词
D O I
10.1109/ICCD.2007.4601925
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
This paper presents a powerful routing method for pseudo-exhaustive built-in self-testing of high-speed interconnects with both capacitive and inductive crosstalk effects. Based on the concepts of test cone and cut-off locality, the routing method can generate an interconnect structure such that all nets can be tested by pseudo-exhaustive patterns. The test pattern generation method is simple and efficient. Experimental results obtained by simulating a set of MCNC benchmarks demonstrate the feasibility of the proposed pseudo-exhaustive test approach and the efficiency of the proposed routing method
引用
收藏
页码:360 / 367
页数:8
相关论文
共 36 条
  • [1] Pseudo-exhaustive built-in self-testing of signal integrity for high-speed SoC interconnects
    Liu, J.
    Jone, W. B.
    Das, S. R.
    2007 IEEE INSTRUMENTATION & MEASUREMENT TECHNOLOGY CONFERENCE, VOLS 1-5, 2007, : 1134 - +
  • [2] High-speed generator for built-in self-testing of multi-chip modules
    Yarmolik, VN
    Murashko, IA
    AUTOMATIC CONTROL AND COMPUTER SCIENCES, 1999, 33 (02) : 51 - 59
  • [3] A built-in self-testing method for embedded multiport memory Arrays
    Narayanan, V
    Ghosh, S
    Jone, WB
    Das, SR
    IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 2005, 54 (05) : 1721 - 1738
  • [4] Pseudorandom Test Pattern Generators for Built-in Self-Testing: A Power Reduction Method
    I. A. Murashko
    V. N. Yarmolik
    Automation and Remote Control, 2004, 65 : 1265 - 1275
  • [5] Pseudorandom test pattern generators for built-in self-testing: A power reduction method
    Murashko, IA
    Yarmolik, VN
    AUTOMATION AND REMOTE CONTROL, 2004, 65 (08) : 1265 - 1275
  • [6] A NEW APPROACH TO THE DESIGN OF BUILT-IN SELF-TESTING PLAS FOR HIGH FAULT COVERAGE
    UPADHYAYA, SJ
    SALUJA, KK
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1988, 7 (01) : 60 - 67
  • [7] A differential built-in current sensor design for high-speed IDDQ testing
    Hurst, JP
    Singh, AD
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1997, 32 (01) : 122 - 125
  • [8] Efficient Congestion Management for High-Speed Interconnects using Adaptive Routing
    Rocher-Gonzalez, Jose
    Escudero-Sahuquillo, Jesus
    Garcia, Pedro J.
    Quiles, Francisco J.
    Mora, Gaspar
    2019 19TH IEEE/ACM INTERNATIONAL SYMPOSIUM ON CLUSTER, CLOUD AND GRID COMPUTING (CCGRID), 2019, : 221 - 230
  • [9] The method of parallel-sequential built-in self-testing in integrated circuits of the type SFPGAS
    G. P. Aksenova
    V. F. Khalchev
    Automation and Remote Control, 2007, 68 : 149 - 159
  • [10] The method of parallel-sequential built-in self-testing in integrated circuits of the type SFPGAS
    Aksenova, G. P.
    Khalchev, V. F.
    AUTOMATION AND REMOTE CONTROL, 2007, 68 (01) : 149 - 159