Implementation of OFDM modulator and demodulator subsystems using 16 point FFT/IFFT pipeline arhitecture in FPGA

被引：0

作者：

Bhattacharya, Jayanta ^{[1
]}

De, Supratik ^{[1
]}

Bose, Soumyadeep ^{[1
]}

Banerjee, Indrajit ^{[1
]}

Bhuniya, Tridib ^{[1
]}

Karmakar, Rahit ^{[1
]}

Mandal, Kaustav ^{[1
]}

Sinha, Richa ^{[1
]}

Roy, Anubhav ^{[1
]}

Chaudhuri, Anusha ^{[1
]}

机构：

[1] Inst Engn & Management, Dept Elect & Commun, Kolkata, W Bengal, India

来源：

2017 8TH IEEE ANNUAL INFORMATION TECHNOLOGY, ELECTRONICS AND MOBILE COMMUNICATION CONFERENCE (IEMCON) | 2017年

关键词：

OFDM; FFT; radix-2(2) algorithm;

D O I：

暂无

中图分类号：

TP301 [理论、方法];

学科分类号：

081202 ;

摘要：

A multi-carrier modulation technique is Orthogonal Frequency Division Multiplexing (OFDM) which divides the available spectrum into many carriers. The spectrum efficiently uses in OFDM compared to FDMA by spacing the channels much closer together. All carriers in OFDM orthogonal to one another to prevent interference between the closely spaced carriers. The objective of this work is to study and design a basic OFDM modulator and demodulator which contain FFT (Fast Fourier Transform) and IFFT (Inverse Fast Fourier Transform), mapping block (QAM), De-mapping block, serial to parallel and parallel to serial converter using hardware programming language (VHDL). In OFDM system IFFT/FFT processor is designed based on pipelined architecture. The pipeline architecture hold so good so as to reduce the huge structure of FFT/IFFT processor. In this work radix-22 algorithm and radix-22 architecture is used to design FFT processor.

引用

页码：295 / 300

页数：6

共 14 条

[1] A Low-Power 64-point Pipeline FFT/IFFT Processor for OFDM Applications
Yu, Chu
Yen, Mao-Hsu
Hsiung, Pao-Ann
Chen, Sao-Jie
IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 2011, 57 (01) : 40 - 45
[2] Design of pipeline R2MDC FFT for implementation of MIMO OFDM transceivers using FPGA
N. Kirubanandasarathy
K. Karthikeyan
Telecommunication Systems, 2016, 63 : 465 - 471
[3] Design of pipeline R2MDC FFT for implementation of MIMO OFDM transceivers using FPGA
Kirubanandasarathy, N.
Karthikeyan, K.
TELECOMMUNICATION SYSTEMS, 2016, 63 (03) : 465 - 471
[4] Realization of OFDM modulator and demodulator for DSRC vehicular communication system using FPGA chip
Mar, Jeich
Lin, You Rong
Lung, Ti Han
Wei, Ting han
2006 INTERNATIONAL SYMPOSIUM ON INTELLIGENT SIGNAL PROCESSING AND COMMUNICATIONS, VOLS 1 AND 2, 2006, : 440 - +
[5] Implementation of a programmable 64∼2048-point FFT/IFFT processor for OFDM-based communication systems
Kuo, JC
Wen, CH
Wu, AY
PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II: COMMUNICATIONS-MULTIMEDIA SYSTEMS & APPLICATIONS, 2003, : 121 - 124
[6] A 128/256-Point Pipeline FFT/IFFT Processor for MIMO OFDM System IEEE 802.16e
Li, Simeng
Xu, Huxiong
Fan, Wenhua
Chen, Yun
Zeng, Xiaoyang
2010 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2010, : 1488 - 1491
[7] A Design and Implementation of 32-paths Parallel 256-Point FFT/IFFT for Optical OFDM Systems
Kang, Hun-Sik
Chang, Sun Hyok
Hwang, In-Ki
Lee, Joon-Ki
2016 18TH INTERNATIONAL CONFERENCE ON ADVANCED COMMUNICATIONS TECHNOLOGY (ICACT) - INFORMATION AND COMMUNICATIONS FOR SAFE AND SECURE LIFE, 2016, : 417 - 421
[8] FPGA Implementation of 16-Point Radix-4 Complex FFT Core Using NEDA
Mankar, Abhishek
Das, Ansuman Diptisankar
Prasad, N.
2013 STUDENTS CONFERENCE ON ENGINEERING AND SYSTEMS (SCES): INSPIRING ENGINEERING AND SYSTEMS FOR SUSTAINABLE DEVELOPMENT, 2013,
[9] FPGA implementation of the MIMO-OFDM Physical Layer using single FFT multiplexing
Park, Jeoong Sung
Ogunfunmi, Tokunbo
2010 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2010, : 2682 - 2685
[10] Low-Complexity Channel Estimation Using Short-Point FFT/IFFT for an Iterative Receiver in an LDPC-Coded OFDM System
Guan, Wu
Xiang, Haige
WIRELESS PERSONAL COMMUNICATIONS, 2012, 64 (04) : 739 - 747

← 1 2 →