High Frequency Power Integrity Design Sensitivity to Package Design Rules

被引:0
|
作者
Shekhar, Sameer [1 ]
Jain, Amit K. [1 ]
Kuan, Chin Lee [2 ]
机构
[1] Intel Corp, Hillsboro, OR 97124 USA
[2] Intel Microelect M Sdn Bhd, George Town 11900, Malaysia
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Package design rules are traditionally determined by signal integrity reasons. However, these determine the total package inductance and the number of capacitors that can be installed, in turn determining the highest frequency impedance peak in the power delivery network. This paper provides an overview of design rule impact to electrical metrics. Simple equations and simulations based on electromagnetic extractions of representative microprocessor packages are utilized throughout. Based on these guidelines are provided for capacitor spacing and PTH size & placement evaluation as logic block sizes shrink with process node advancement.
引用
收藏
页码:266 / 269
页数:4
相关论文
共 50 条
  • [1] Package on Package DDR Power Integrity Design
    Shu, Heng Chuan
    Quek, Li Chuang
    2014 INTERNATIONAL CONFERENCE ON ELECTRONICS PACKAGING (ICEP), 2014, : 559 - 562
  • [2] Signal Power Integrity and Design Consideration in Package Modeling
    Zhao, Jin
    Chan, Edward K.
    EPTC: 2008 10TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, VOLS 1-3, 2008, : 71 - +
  • [3] Package Design Methodology in Consideration with Signal Integrity, Power Integrity and Electromagnetic Immunity
    Pu, Bo
    Kim, Kwangho
    Nah, Wansoo
    2014 XXXITH URSI GENERAL ASSEMBLY AND SCIENTIFIC SYMPOSIUM (URSI GASS), 2014,
  • [4] Design of Panel Level Package and Power and Signal Integrity Analysis
    National University Of Kaohsiung, Department Of Electrical Engineering, Taiwan
    Int. Conf. Electron. Packag., ICEP, 2024, (273-274):
  • [5] Power Integrity Design for Package-Board System Based on BGA
    Sun Haiyan
    Wang Xuemin
    Sun Ling
    Zhao Jicong
    Sun Wenjun
    2017 18TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2017, : 904 - 907
  • [6] Power Integrity Analysis for High Performance Design
    Chandana, M.
    Mervin, J.
    Selvakumar, David
    2015 INTERNATIONAL CONFERENCE ON CONTROL, ELECTRONICS, RENEWABLE ENERGY AND COMMUNICATIONS (ICCEREC), 2015, : 48 - 53
  • [7] Chip-Package-PCB Co-Simulation for Power Integrity Design at the Early Design Stage
    Uematsu, Yutaka
    Taniguchi, Hitoshi
    Toyama, Masahiro
    Yagyu, Masayoshi
    Osaka, Hideki
    2015 IEEE 4TH ASIA-PACIFIC CONFERENCE ON ANTENNAS AND PROPAGATION (APCAP), 2015, : 451 - 452
  • [8] High Reliability Power Package Design for Automotive Requirements
    Kim, Byong Jin
    Ryu, Dong Su
    Ting, Jia Yunn
    Jeon, HyeongIl
    Chim, Weng Tuck
    Whitchurch, Nathan
    2018 19TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2018, : 1209 - 1212
  • [9] Optimal Thermal Design of a High Power Package Using the Design of Experiment (DOE)
    Gao Cha
    Qin Fei
    Zhu Wenhui
    Guofeng, Xia
    Ma Xiaobo
    2012 13TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY & HIGH DENSITY PACKAGING (ICEPT-HDP 2012), 2012, : 610 - 614
  • [10] Transmission characteristics design technology for high frequency use package
    Kubo, Noboru
    Mihara, Yoshikazu
    Kawamura, Takashi
    Murase, Hisanori
    Araya, Yoshihisa
    Yamamoto, Toshishige
    Sumitomo Metals, 1998, 50 (03): : 95 - 102