An output buffered ATM switch with a two-class priority discarding scheme

被引：0

作者：

Ma, J ^{[1
]}

机构：

[1] NOKIA RES CTR,FIN-00211 HELSINKI,FINLAND

来源：

1996 INTERNATIONAL CONFERENCE ON COMMUNICATION TECHNOLOGY, VOLUMES 1 AND 2 - PROCEEDINGS | 1996年

关键词：

D O I：

暂无

中图分类号：

TN [电子技术、通信技术];

学科分类号：

0809 ;

摘要：

引用

页码：486 / 489

页数：4

共 50 条

[1] Design and analysis of an ATM switch with priority discarding scheme
Wang, K
Wang, HJ
JOURNAL OF INFORMATION SCIENCE AND ENGINEERING, 2001, 17 (02) : 229 - 243
[2] Design and analysis of an ATM switch with priority discarding scheme
Wang, K., 2001, Institute of Information Science (17)
[3] An Age Priority Packet Discarding scheme for ATM switch buffer management
Chiou, HB
Tsai, ZH
IEICE TRANSACTIONS ON COMMUNICATIONS, 1998, E81B (05) : 887 - 898
[4] Performance analysis of an ATM buffered switch transmitting two-class traffic over unreliable channels
Nassar, H
Ahmed, MA
AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2003, 57 (03) : 190 - 200
[5] Performance of output queueing with priority class in ATM switch
Wei, Lu
Advances in Modelling and Analysis B: Signals, Information, Data, Patterns, 1995, 34 (1-3): : 47 - 51
[6] PERFORMANCE ANALYSIS OF AN INPUT AND OUTPUT QUEUING PACKET SWITCH WITH A PRIORITY PACKET DISCARDING SCHEME
LEE, JY
UN, CK
IEE PROCEEDINGS-COMMUNICATIONS, 1995, 142 (02): : 67 - 74
[7] Waiting time distribution of an ATM switch routing two-class traffic with two service rates
Nassar, H
Ali Ahmed, M
INTERNATIONAL JOURNAL OF COMMUNICATION SYSTEMS, 2003, 16 (07) : 663 - 675
[8] An age priority packet discarding scheme for ATM switches on Internet backbone
Chiou, HB
Tsai, ZH
IEICE TRANSACTIONS ON COMMUNICATIONS, 1998, E81B (02) : 380 - 391
[9] Queueing analysis of an ATM multichannel switch routing two-class multimedia traffic with two service rates
Nassar, H
Carpinelli, J
Nada, F
IEICE TRANSACTIONS ON COMMUNICATIONS, 2004, E87B (06) : 1505 - 1513
[10] A scheduling scheme for variable-length packets in an input-buffered ATM switch with priority of active buffer
Nakaki, Y
Okazaki, K
Sakamoto, K
Nishino, Y
Sasase, I
ELECTRONICS AND COMMUNICATIONS IN JAPAN PART I-COMMUNICATIONS, 2004, 87 (02): : 79 - 90

← 1 2 3 4 5 →