共 49 条
- [1] Machine Learning for VLSI CAD: A Case Study in On-Chip Power Grid Design [J]. 2021 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI 2021), 2021, : 378 - 383
- [2] Machine Learning Enabled Power-Aware Network-on-Chip Design [J]. PROCEEDINGS OF THE 2017 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2017, : 1354 - 1359
- [3] PowerPlanningDL: Reliability-Aware Framework for On-Chip Power Grid Design using Deep Learning [J]. PROCEEDINGS OF THE 2020 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2020), 2020, : 1520 - 1525
- [4] Novel Methodology for Temperature-Aware Electromigration Assessment in On-Chip Power Grid: Simulations and Experimental Validation [J]. 2022 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2022,
- [5] Noise-aware on-chip power grid considerations using a statistical approach [J]. ISQED 2008: PROCEEDINGS OF THE NINTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, 2008, : 663 - 669
- [6] Novel methodology for temperature-aware electromigration assessment in on-chip power grid: simulations and experimental validation (Invited) [J]. 2022 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2022,
- [8] A domain-specific on-chip network design for large scale cache systems [J]. THIRTEENTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, 2007, : 318 - +
- [10] Impact of on-chip inductance on power distribution network design for nanometer scale integrated circuits [J]. 6TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, PROCEEDINGS, 2005, : 346 - 351