Machine Learning Approach for Fast Electromigration Aware Aging Prediction in Incremental Design of Large Scale On-chip Power Grid Network

被引:6
|
作者
Dey, Sukanta [1 ]
Nandi, Sukumar [1 ]
Trivedi, Gaurav [2 ]
机构
[1] Indian Inst Technol Guwahati, Dept Comp Sci & Engn, Gauhati 781039, Assam, India
[2] Indian Inst Technol Guwahati, Dept Elect & Elect Engn, Gauhati 781039, Assam, India
关键词
Electromigration; machine learning; MTTF; neural network; power grid network; regression; reliability; STRESS EVOLUTION; CHECKING;
D O I
10.1145/3399677
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
With the advancement of technology nodes, Electromigration (EM) signoff has become increasingly difficult, which requires a considerable amount of time for an incremental change in the power grid (PG) network design in a chip. The traditional Black's empirical equation and Blech's criterion are still used for EM assessment, which is a tune-consuming process. In this article, for the first time, we propose a machine learning (ML) approach to obtain the EM-aware aging prediction of the PG network. We use neural network based regression as our core ML technique to instantly predict the lifetime of a perturbed PG network. The performance and accuracy of the proposed model using neural network are compared with the well-known standard regression models. We also propose a new failure criterion based on which the EM-aging prediction is done. Potential EM-affected metal segments of the PG network is detected by using a logistic-regression-based classification ML technique. Experiments on different standard PG benchmarks show a significant speedup for our ML model compared to the state-of-the-art models. The predicted value of MTTF for different PG benchmarks using our approach is also better than some of the state-of-the-art MTTF prediction models and comparable to the other accurate models.
引用
收藏
页数:29
相关论文
共 49 条
  • [1] Machine Learning for VLSI CAD: A Case Study in On-Chip Power Grid Design
    Dey, Sukanta
    Nandi, Sukumar
    Trivedi, Gaurav
    [J]. 2021 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI 2021), 2021, : 378 - 383
  • [2] Machine Learning Enabled Power-Aware Network-on-Chip Design
    DiTomaso, Dominic
    Sikder, Ashif
    Kodi, Avinash
    Louri, Ahmed
    [J]. PROCEEDINGS OF THE 2017 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2017, : 1354 - 1359
  • [3] PowerPlanningDL: Reliability-Aware Framework for On-Chip Power Grid Design using Deep Learning
    Dey, Sukanta
    Nandi, Sukumar
    Trivedi, Gaurav
    [J]. PROCEEDINGS OF THE 2020 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2020), 2020, : 1520 - 1525
  • [4] Novel Methodology for Temperature-Aware Electromigration Assessment in On-Chip Power Grid: Simulations and Experimental Validation
    Kteyan, A.
    Sukharev, V.
    Yi, Y.
    Kim, C.
    [J]. 2022 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2022,
  • [5] Noise-aware on-chip power grid considerations using a statistical approach
    Andersson, Daniel A.
    Svensson, Lars J.
    Larsson-Edefors, Per
    [J]. ISQED 2008: PROCEEDINGS OF THE NINTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, 2008, : 663 - 669
  • [6] Novel methodology for temperature-aware electromigration assessment in on-chip power grid: simulations and experimental validation (Invited)
    Kteyan, A.
    Sukharev, V.
    Yi, Y.
    Kim, C.
    [J]. 2022 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2022,
  • [7] Low Power Aging-Aware On-Chip Memory Structure Design by Duty Cycle Balancing
    Wang, Shuai
    Jin, Tao
    Zheng, Chuanlei
    Duan, Guangshan
    [J]. JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2016, 25 (09)
  • [8] A domain-specific on-chip network design for large scale cache systems
    Jin, Yuho
    Kim, Eun Jung
    Yum, Ki Hwan
    [J]. THIRTEENTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, 2007, : 318 - +
  • [9] Exploiting Machine Learning Against On-Chip Power Analysis Attacks: Tradeoffs and Design Considerations
    Kenarangi, Farid
    Partin-Vaisband, Inna
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2019, 66 (02) : 769 - 781
  • [10] Impact of on-chip inductance on power distribution network design for nanometer scale integrated circuits
    Srivastava, N
    Qi, XN
    Banerjee, K
    [J]. 6TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, PROCEEDINGS, 2005, : 346 - 351