Energy-Efficient Stochastic Matrix Function Estimator for Graph Analytics on FPGA

被引:4
|
作者
Giefers, Heiner [1 ]
Staar, Peter [1 ]
Polig, Raphael [1 ]
机构
[1] IBM Res Zurich, Zurich, Switzerland
关键词
D O I
10.1109/FPL.2016.7577350
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
Big Data applications require efficient processing of large graphs to unveil information that is hidden in the structural relationships among objects. In order to cope with the growing complexity of data sets many graph algorithms can be expressed to apply linear algebra operations for which highly efficient algorithms exist. In this paper we present an FPGA implementation of a stochastic matrix function estimator, a powerful framework for statistical approximation of general matrix functions. We apply the accelerator to the subgraph centrality method for ranking nodes in complex networks. Performance and energy consumption results are based on actual measurements of a POWERS hybrid compute platform. A single FPGA co-processor improves the runtime by more than 50% compared to multi-threaded software while delivering the same estimation quality. In terms of energy consumption the FPGA outperforms CPU and GPU solutions by a factor of 13x and 3x, respectively. Our results show that FPGA co-processors can provide significant gains for graph analytics applications and are a promising solution for energy efficient computing in the data center.
引用
收藏
页数:9
相关论文
共 50 条
  • [1] Balancing Memory Accesses for Energy-Efficient Graph Analytics Accelerators
    Yan, Mingyu
    Hu, Xing
    Li, Shuangchen
    Akgun, Itir
    Li, Han
    Ma, Xin
    Deng, Lei
    Ye, Xiaochun
    Zhang, Zhimin
    Fan, Dongrui
    Xie, Yuan
    2019 IEEE/ACM INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN (ISLPED), 2019,
  • [2] An Energy-Efficient FPGA-based Matrix Multiplier
    Tan, Yiyu
    Imamura, Toshiyuki
    2017 24TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (ICECS), 2017, : 514 - 517
  • [3] High-throughput and Energy-efficient Graph Processing on FPGA
    Zhou, Shijie
    Chelmis, Charalampos
    Prasanna, Viktor K.
    2016 IEEE 24TH ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM), 2016, : 103 - 110
  • [4] Graphicionado: A High-Performance and Energy-Efficient Accelerator for Graph Analytics
    Ham, Tae Jun
    Wu, Lisa
    Sundaram, Narayanan
    Satish, Nadathur
    Martonosi, Margaret
    2016 49TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), 2016,
  • [5] Energy-Efficient Histogram on FPGA
    Sanny, Andrea
    Yang, Yi-Hua E.
    Prasanna, Viktor K.
    2014 INTERNATIONAL CONFERENCE ON RECONFIGURABLE COMPUTING AND FPGAS (RECONFIG), 2014,
  • [6] High-Performance and Energy-Efficient Network-on-Chip Architectures for Graph Analytics
    Duraisamy, Karthi
    Lu, Hao
    Pande, Partha Pratim
    Kalyanaraman, Ananth
    ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2016, 15 (04)
  • [7] Spara: An Energy-Efficient ReRAM-Based Accelerator for Sparse Graph Analytics Applications
    Zheng, Long
    Zhao, Jieshan
    Huang, Yu
    Wang, Qinggang
    Zeng, Zhen
    Xue, Jingling
    Liao, Xiaofei
    Jin, Hai
    2020 IEEE 34TH INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM IPDPS 2020, 2020, : 696 - 707
  • [8] Energy-Efficient Histogram Equalization on FPGA
    Sanny, Andrea
    Yang, Yi-Hua E.
    Prasanna, Viktor K.
    2014 IEEE HIGH PERFORMANCE EXTREME COMPUTING CONFERENCE (HPEC), 2014,
  • [9] Energy-efficient FPGA interconnect design
    Meijer, Maurice
    Krishnan, Rohini
    Bennebrock, Martijn
    2006 DESIGN AUTOMATION AND TEST IN EUROPE, VOLS 1-3, PROCEEDINGS, 2006, : 1377 - +
  • [10] Energy-Efficient Median Filter on FPGA
    Sanny, Andrea
    Prasanna, Viktor K.
    2013 INTERNATIONAL CONFERENCE ON RECONFIGURABLE COMPUTING AND FPGAS (RECONFIG), 2013,