共 50 条
- [1] Assembly process development of stacked multi-chip leadframe package [J]. 6TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, PROCEEDINGS (EPTC 2004), 2004, : 25 - 29
- [2] Development of a Low CTE Chip Scale Package [J]. 2013 IEEE 63RD ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2013, : 944 - 948
- [4] Development of subtractive wafer level chip scale package [J]. NEC RESEARCH & DEVELOPMENT, 2001, 42 (02): : 251 - 251
- [5] Chip-Package-Board Reliability of System-in-Package Using Laminate Chip Embedding Technology Based on Cu Leadframe [J]. IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2020, 10 (01): : 44 - 56
- [6] New chip scale package for medical applications: ''Plip-chip'' [J]. 1996 INTERNATIONAL SYMPOSIUM ON MICROELECTRONICS, 1996, 2920 : 236 - 242
- [7] Chip-package-board reliability of System-in-Package using laminate chip embedding technology based on Cu leadframe [J]. 2018 7TH ELECTRONIC SYSTEM-INTEGRATION TECHNOLOGY CONFERENCE (ESTC), 2018,
- [8] New chip scale package with CTE matching to the board [J]. PROCEEDINGS OF THE 1997 1ST ELECTRONIC PACKAGING TECHNOLOGY CONFERENCE, 1997, : 219 - 227
- [9] New chip scale package with CTE matching to the board [J]. TWENTY FIRST IEEE/CPMT INTERNATIONAL ELECTRONICS MANUFACTURING TECHNOLOGY SYMPOSIUM, 1997, : 205 - 215
- [10] A New Current Crowding Phenomenon for Flip-Chip-on-Leadframe (FCOL) Package and its Impact on Electromigration Reliability [J]. 2022 IEEE ELECTRICAL DESIGN OF ADVANCED PACKAGING AND SYSTEMS (EDAPS), 2022,