Partitioning the Last Level Cache to Improve Performance

被引：0

作者：

Yu, Baozhong ^{[1
]}

Qu, Zening ^{[1
]}

Ma, Jianliang ^{[1
]}

Chen, Tianzhou ^{[1
]}

机构：

[1] Zhejiang Univ, Coll Comp Sci, Hangzhou 310027, Peoples R China

来源：

INFORMATION-AN INTERNATIONAL INTERDISCIPLINARY JOURNAL | 2012年 / 15卷 / 11A期

关键词：

Cache; Replacement; Re-reference; Efficient; Dead block;

D O I：

暂无

中图分类号：

T [工业技术];

学科分类号：

08 ;

摘要：

Efficient last level cache is critical to system performance due to the increasing gap between the high-speed processor and the low-speed main memory. In this paper we present a technique to retain the live line in the cache while evicting the dead line early by dividing the last level cache into two cooperative partitions (TCP). This new technique named TCP, as observed in our experiment, achieved an L2 cache miss rate reduction of 9.8% on average with fifteen benchmarks from the SPEC CPU2000 suite, and resulted in an IPC improvement of 2.4% on average.

引用

页码：4525 / 4532

页数：8

共 50 条

[1] Exploiting Secrets by Leveraging Dynamic Cache Partitioning of Last Level Cache
Agarwal, Anurag
Kaur, Jaspinder
Das, Shirshendu
[J]. PROCEEDINGS OF THE 2021 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2021), 2021, : 1691 - 1696
[2] Reuse locality aware cache partitioning for last-level cache
Shen, Fanfan
He, Yanxiang
Zhang, Jun
Li, Qingan
Li, Jianhua
Xu, Chao
[J]. COMPUTERS & ELECTRICAL ENGINEERING, 2019, 74 : 319 - 330
[3] Last level cache partitioning via multiverse thread classification
Ovant, Burak Sezin
Guney, Isa Ahmet
Savas, Muhammed Emin
Kucuk, Gurhan
[J]. TURKISH JOURNAL OF ELECTRICAL ENGINEERING AND COMPUTER SCIENCES, 2018, 26 (01) : 220 - 233
[4] ACPC: Covert Channel Attack on Last Level Cache using Dynamic Cache Partitioning
Kaur, Jaspinder
Das, Shirshendu
[J]. 2023 24TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, ISQED, 2023, : 375 - 382
[5] Combining Process-based Cache Partitioning and Pollute Region Isolation to Improve Shared Last Level Cache Utilization on Multicore Systems
Huang, Tao
Wang, Jing
Guan, Xuetao
Zhong, Qi
Wang, Keyi
[J]. 2013 12TH IEEE INTERNATIONAL CONFERENCE ON TRUST, SECURITY AND PRIVACY IN COMPUTING AND COMMUNICATIONS (TRUSTCOM 2013), 2013, : 1153 - 1160
[6] SCIP: Selective Cache Insertion and Bypassing to Improve the Performance of Last-Level Caches
Kharbutli, Mazen
Jarrah, Moath
Jararweh, Yaser
[J]. 2013 IEEE JORDAN CONFERENCE ON APPLIED ELECTRICAL ENGINEERING AND COMPUTING TECHNOLOGIES (AEECT), 2013,
[7] Combining Prefetch Control and Cache Partitioning to Improve Multicore Performance
Sun, Gongjin
Shen, Junjie
Veidenbaum, Alexander V.
[J]. 2019 IEEE 33RD INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM (IPDPS 2019), 2019, : 953 - 962
[8] Designing Secure Performance Metrics for Last Level Cache
Roy, Probir
Eshete, Birhanu
Su, Pengfei
[J]. 2023 IEEE INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM WORKSHOPS, IPDPSW, 2023, : 383 - 392
[9] Enforcing Last-level Cache Partitioning through Memory Virtual Channels
Chung, Jongwook
Ro, Yuhwan
Kim, Joonsung
Ahn, Jaehyung
Kim, Jangwoo
Kim, John
Lee, Jae W.
Ahn, Jung Ho
[J]. 2019 28TH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES (PACT 2019), 2019, : 97 - 109
[10] Lightweight Dynamic Partitioning For Last Level Cache Of Multicore Processor On Real System
Zhang, Ludan
Liu, Yi
Wang, Rui
Qian, Depei
[J]. 2012 13TH INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED COMPUTING, APPLICATIONS, AND TECHNOLOGIES (PDCAT 2012), 2012, : 33 - 38

← 1 2 3 4 5 →