Quantum Logic Synthesis with Formal Verification

被引:0
|
作者
Smith, Kaitlin N. [1 ]
Thornton, Mitchell A. [1 ]
机构
[1] Southern Methodist Univ, Dept Elect & Comp Engn, Dallas, TX 75205 USA
关键词
quantum information processing; quantum computing; quantum logic synthesis; technology mapping;
D O I
10.1109/mwscas.2019.8885132
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Quantum computers capable of practical information processing are emerging rapidly. As these devices become more advanced, tools will be needed for converting generalized quantum algorithms into formally-verified forms that are executable on real quantum machines. In this work, a prototype tool is presented that transforms quantum algorithms into executable specifications where optimization procedures yield 9-24 % cost improvement on a range of benchmarks. Additionally, the tool incorporates formal verification internally with Quantum Multiple-valued Decision Diagrams to confirm that the generated technology-dependent executable is functionally equivalent to the original, technology-independent algorithm. Experimental results are provided that target the Rigetti family of quantum processing units although the tool may also target other architectures.
引用
收藏
页码:73 / 76
页数:4
相关论文
共 50 条
  • [1] A Logic for Formal Verification of Quantum Programs
    Kakutani, Yoshihiko
    ADVANCES IN COMPUTER SCIENCE - ASIAN 2009: INFORMATION SECURITY AND PRIVACY, PROCEEDINGS, 2009, 5913 : 79 - 93
  • [2] Formal Verification of Quantum Algorithms Using Quantum Hoare Logic
    Liu, Junyi
    Zhan, Bohua
    Wang, Shuling
    Ying, Shenggang
    Liu, Tao
    Li, Yangjia
    Ying, Mingsheng
    Zhan, Naijun
    COMPUTER AIDED VERIFICATION, CAV 2019, PT II, 2019, 11562 : 187 - 207
  • [3] A formal framework for synthesis and verification of logic programs
    Avellone, A
    Ferrari, M
    Fiorentini, C
    LOGIC BASED PROGRAM SYNTHESIS AND TRANSFORMATION, 2001, 2042 : 1 - 17
  • [4] FORMAL VERIFICATION AND SYNTHESIS OF NULL CONVENTIONAL LOGIC CIRCUITS
    Kapoor, Hemangee K.
    Ma, Jieming
    Krilavicius, Tomas
    Man, Ka Lok
    Lei, Chi-Un
    IAENG TRANSACTIONS ON ENGINEERING TECHNOLOGIES, VOL 7, 2012, : 320 - 333
  • [5] Formal verification with projection temporal logic
    TIAN Cong
    DUAN ZhenHua
    Science Foundation in China, 2014, 22 (02) : 37 - 54
  • [6] Formal verification logic for hybrid security protocols
    Newe, T
    Coffey, T
    COMPUTER SYSTEMS SCIENCE AND ENGINEERING, 2003, 18 (01): : 17 - 25
  • [7] Explore your logic with formal verification.
    不详
    COMPUTER DESIGN, 1996, 35 (07): : 123 - 123
  • [8] Formal verification of the RCMP Egress routing logic
    Murugesh, P
    Tahar, S
    ICM'99: ELEVENTH INTERNATIONAL CONFERENCE ON MICROELECTRONICS - PROCEEDINGS, 1999, : 89 - 92
  • [9] Formal Verification by Reverse Synthesis
    Yin, Xiang
    Knight, John C.
    Nguyen, Elisabeth A.
    Weimer, Westley
    COMPUTER SAFETY, RELIABILITY, AND SECURITY, PROCEEDINGS, 2008, 5219 : 305 - +
  • [10] FORMAL LOGIC SYNTHESIS FOR PROGRAMMABLE LOGIC ARRAY
    HEATH, C
    WILLIAMSON, I
    ELECTRONIC ENGINEERING, 1976, 48 (583): : 53 - 56