共 50 条
- [1] A Logic for Formal Verification of Quantum Programs ADVANCES IN COMPUTER SCIENCE - ASIAN 2009: INFORMATION SECURITY AND PRIVACY, PROCEEDINGS, 2009, 5913 : 79 - 93
- [2] Formal Verification of Quantum Algorithms Using Quantum Hoare Logic COMPUTER AIDED VERIFICATION, CAV 2019, PT II, 2019, 11562 : 187 - 207
- [3] A formal framework for synthesis and verification of logic programs LOGIC BASED PROGRAM SYNTHESIS AND TRANSFORMATION, 2001, 2042 : 1 - 17
- [4] FORMAL VERIFICATION AND SYNTHESIS OF NULL CONVENTIONAL LOGIC CIRCUITS IAENG TRANSACTIONS ON ENGINEERING TECHNOLOGIES, VOL 7, 2012, : 320 - 333
- [6] Formal verification logic for hybrid security protocols COMPUTER SYSTEMS SCIENCE AND ENGINEERING, 2003, 18 (01): : 17 - 25
- [8] Formal verification of the RCMP Egress routing logic ICM'99: ELEVENTH INTERNATIONAL CONFERENCE ON MICROELECTRONICS - PROCEEDINGS, 1999, : 89 - 92
- [9] Formal Verification by Reverse Synthesis COMPUTER SAFETY, RELIABILITY, AND SECURITY, PROCEEDINGS, 2008, 5219 : 305 - +
- [10] FORMAL LOGIC SYNTHESIS FOR PROGRAMMABLE LOGIC ARRAY ELECTRONIC ENGINEERING, 1976, 48 (583): : 53 - 56