Reducing adaptive optics latency using Xeon Phi many-core processors

被引:9
|
作者
Barr, David [1 ,2 ]
Basden, Alastair [3 ]
Dipper, Nigel [3 ]
Schwartz, Noah [1 ]
机构
[1] Royal Observ, UK Astron Technol Ctr, Edinburgh EH9 3HJ, Midlothian, Scotland
[2] Heriot Watt Univ, Riccarton EH14 4AS, Currie, Scotland
[3] Univ Durham, Ctr Adv Instrumentat, Durham DH1 3LE, England
基金
英国工程与自然科学研究理事会; 英国科学技术设施理事会;
关键词
instrumentation: adaptive optics; WAVE-FRONT RECONSTRUCTION; REAL-TIME CONTROLLER;
D O I
10.1093/mnras/stv1813
中图分类号
P1 [天文学];
学科分类号
0704 ;
摘要
The next generation of Extremely Large Telescopes (ELTs) for astronomy will rely heavily on the performance of their adaptive optics (AO) systems. Real-time control is at the heart of the critical technologies that will enable telescopes to deliver the best possible science and will require a very significant extrapolation from current AO hardware existing for 4-10 m telescopes. Investigating novel real-time computing architectures and testing their eligibility against anticipated challenges is one of the main priorities of technology development for the ELTs. This paper investigates the suitability of the Intel Xeon Phi, which is a commercial off-the-shelf hardware accelerator. We focus on wavefront reconstruction performance, implementing a straightforward matrix-vector multiplication (MVM) algorithm. We present benchmarking results of the Xeon Phi on a real-time Linux platform, both as a standalone processor and integrated into an existing real-time controller (RTC). Performance of single and multiple Xeon Phis are investigated. We show that this technology has the potential of greatly reducing the mean latency and variations in execution time (jitter) of large AO systems. We present both a detailed performance analysis of the Xeon Phi for a typical E-ELT first-light instrument along with a more general approach that enables us to extend to any AO system size. We show that systematic and detailed performance analysis is an essential part of testing novel real-time control hardware to guarantee optimal science results.
引用
收藏
页码:3222 / 3233
页数:12
相关论文
共 50 条
  • [1] High-performance simulations of turbulent boundary layer flow using Intel Xeon Phi many-core processors
    Kang, Ji-Hoon
    Hwang, Jinyul
    Sung, Hyung Jin
    Ryu, Hoon
    JOURNAL OF SUPERCOMPUTING, 2021, 77 (09): : 9597 - 9614
  • [2] High-performance simulations of turbulent boundary layer flow using Intel Xeon Phi many-core processors
    Ji-Hoon Kang
    Jinyul Hwang
    Hyung Jin Sung
    Hoon Ryu
    The Journal of Supercomputing, 2021, 77 : 9597 - 9614
  • [3] Many-core needs fine-grained scheduling: A case study of query processing on Intel Xeon Phi processors
    Cheng, Xuntao
    He, Bingsheng
    Lu, Mian
    Lau, Chiew Tong
    JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 2018, 120 : 395 - 404
  • [4] Time-efficient simulations of tight-binding electronic structures with Intel Xeon Phi™ many-core processors
    Ryu, Hoon
    Jeong, Yosang
    Kang, Ji-Hoon
    Cho, Kyu Nam
    COMPUTER PHYSICS COMMUNICATIONS, 2016, 209 : 79 - 87
  • [5] Evaluating the Support of MTC Applications On Intel Xeon Phi Many-Core Accelerators
    Nookala, Poornima
    Dimitropoulos, Serapheim
    Stough, Karl
    Raicu, Ioan
    2015 IEEE INTERNATIONAL CONFERENCE ON CLUSTER COMPUTING - CLUSTER 2015, 2015, : 510 - 511
  • [6] Accelerating Time Series Subsequence Matching on the Intel Xeon Phi Many-core Coprocessor
    Miniakhmetov, Ruslan
    Movchan, Aleksander
    Zymbler, Mikhail
    2015 8TH INTERNATIONAL CONVENTION ON INFORMATION AND COMMUNICATION TECHNOLOGY, ELECTRONICS AND MICROELECTRONICS (MIPRO), 2015, : 1399 - 1404
  • [7] Performance Evaluation of Kvazaar HEVC Intra Encoder on Xeon Phi Many-core Processor
    Koivula, Ari
    Viitanen, Marko
    Lemmetti, Ari
    Vanne, Jarno
    Hamalainen, Timo D.
    2015 IEEE GLOBAL CONFERENCE ON SIGNAL AND INFORMATION PROCESSING (GLOBALSIP), 2015, : 1250 - 1254
  • [8] Reducing the burden of parallel loop schedulers for many-core processors
    Arif, Mahwish
    Vandierendonck, Hans
    CONCURRENCY AND COMPUTATION-PRACTICE & EXPERIENCE, 2021, 33 (13):
  • [9] Latency Analysis of Network-On-Chip based Many-Core Processors
    Kumar, Sunil
    Lipari, Giuseppe
    2014 22ND EUROMICRO INTERNATIONAL CONFERENCE ON PARALLEL, DISTRIBUTED, AND NETWORK-BASED PROCESSING (PDP 2014), 2014, : 432 - 439
  • [10] Capability for Multi-Core and Many-Core Memory Systems: A Case-Study With Xeon Processors
    Xing, Yuxuan
    Liu, Fang
    Xiao, Nong
    Chen, Zhiguang
    Lu, Yutong
    IEEE ACCESS, 2019, 7 : 47655 - 47662