Network Architecture Inside Internet Hardware

被引：0
|
作者：
不详
机构：
来源：
COMMUNICATIONS OF THE ACM | 2009年 / 52卷 / 01期
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
收藏
页码：11 / 11
页数：1
相关论文
共 50 条
  • [1] HARDWARE ARCHITECTURE FOR KOHONEN NETWORK
    ONODERA, H
    TAKESHITA, K
    TAMARU, K
    IEICE TRANSACTIONS ON ELECTRONICS, 1993, E76C (07) : 1159 - 1167
  • [2] Network architecture as internet governance
    Musiani, Francesca
    INTERNET POLICY REVIEW, 2013, 2 (04):
  • [3] Hardware Architecture of an Internet Protocol Version 6 Processor
    Traskov, Boris
    Langenbach, Ulrich
    Hofmann, Klaus
    Gregorius, Peter
    2014 27TH IEEE INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (SOCC), 2014, : 198 - 203
  • [4] Hardware for network computing and Internet access appliances
    不详
    ELECTRONIC ENGINEERING, 1996, 68 (832): : 12 - 12
  • [5] A Novel Reconfigurable Hardware Architecture of Neural Network
    Khalil, Kasem
    Eldash, Omar
    Dey, Bappaditya
    Kumar, Ashok
    Bayoumi, Magdy
    2019 IEEE 62ND INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2019, : 618 - 621
  • [6] A Theoretical Study of Hardware Architecture for Network Security Server
    Lee, Joong-Yeon
    Oh, In-Taek
    Lee, Nam-Yong
    Park, Jin-Ho
    ADVANCES IN COMPUTER SCIENCE AND UBIQUITOUS COMPUTING, 2017, 421 : 525 - 530
  • [7] An Optimization Technique for General Neural Network Hardware Architecture
    Ravichandran, Jayalakshmi
    Nair, Radeep Krishna Radhakrishnan
    2020 5TH INTERNATIONAL CONFERENCE ON DEVICES, CIRCUITS AND SYSTEMS (ICDCS' 20), 2020, : 252 - 255
  • [8] A Configurable Hardware Architecture for Runtime Application of Network Calculus
    Hu, Xiao
    Lu, Zhonghai
    INTERNATIONAL JOURNAL OF PARALLEL PROGRAMMING, 2021, 49 (05) : 745 - 760
  • [9] A Configurable Hardware Architecture for Runtime Application of Network Calculus
    Xiao Hu
    Zhonghai Lu
    International Journal of Parallel Programming, 2021, 49 : 745 - 760
  • [10] Hardware architecture for a general regression neural network coprocessor
    Lazaro, Jesus
    Arias, Jagoba
    Astarloa, Armando
    Bidarte, Unai
    Zuloaga, Aitzol
    NEUROCOMPUTING, 2007, 71 (1-3) : 78 - 87
12345