Verification of parameterized protocols

被引:0
|
作者
Baukus, K
Lakhnech, Y
Stahl, K
机构
[1] CAU Kiel, Inst Comp Sci & Appl Math, D-24105 Kiel, Germany
[2] Ctr Equat, VERIMAG, F-38610 Gieres, France
来源
关键词
parameterized systems; verification; abstraction; model checking; WS1S;
D O I
暂无
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
Recently there has been much interest in the automatic and semi-automatic verification of parameterized networks, i.e., verification of a family of systems {P-i\i is an element of omega}, where each P-i is a network consisting of i processes. In this paper, we present a method for the verification of so-called universal properties of fair parameterized networks of similar processes, that is, properties of the form For All(p1) ... p(n) : psi, where psi is a quantifier-free LTL formula and the p(i) refer to processes. To prove an universal property of a parameterized network, we first model the infinite family of networks by a single fair WS1S transition system, that is, a transition system whose variables are set (2nd-order) variables and whose transitions are described in WS1S. Then, we abstract the WS1S system into a finite state system that can be model-checked. We present a generic abstraction relation for verifying universal properties as well as an algorithm for computing an abstract system. However, the abstract system may contain infinite computations that have no corresponding fair computations at the concrete level, and hence, in case the property of interest is a progress property, verification may fail because of this. Therefore, we present methods that allow to synthesize fairness conditions from the parameterized network and discuss under which conditions and how to lift fairness conditions of this network to fairness conditions on the abstract system. We implemented our methods in a tool, called pax, and applied it to several examples.
引用
收藏
页码:141 / 158
页数:18
相关论文
共 50 条
  • [1] Automated inductive verification of parameterized protocols
    Roychoudhury, A
    Ramakrishnan, IV
    [J]. COMPUTER AIDED VERIFICATION, PROCEEDINGS, 2001, 2102 : 25 - 37
  • [2] Advances in Parameterized Verification of Population Protocols
    Esparza, Javier
    [J]. COMPUTER SCIENCE - THEORY AND APPLICATIONS (CSR 2017), 2017, 10304 : 7 - 14
  • [3] Parameterized Verification of Track Topology Aggregation Protocols
    Feo-Arenis, Sergio
    Westphal, Bernd
    [J]. FORMAL TECHNIQUES FOR DISTRIBUTED SYSTEMS, FMOODS/FORTE 2013, 2013, 7892 : 35 - 49
  • [4] Efficient Verification of Parameterized Cache Coherence Protocols
    Qu, WanXia
    Guo, Yang
    Pang, ZhengBin
    Yang, XiaoDong
    [J]. PROCEEDINGS OF THE 9TH INTERNATIONAL CONFERENCE FOR YOUNG COMPUTER SCIENTISTS, VOLS 1-5, 2008, : 154 - 159
  • [5] A simple method for parameterized verification of cache coherence protocols
    Chou, CT
    Mannava, PK
    Park, S
    [J]. FORMAL METHODS IN COMPUTER-AIDED DESIGN, PROCEEDINGS, 2004, 3312 : 382 - 398
  • [6] A Novel Approach to Parameterized Verification of Cache Coherence Protocols
    Li, Yongjian
    Duan, Kaiqiang
    Lv, Yi
    Pang, Jun
    Cai, Shaowei
    [J]. PROCEEDINGS OF THE 34TH IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), 2016, : 560 - 567
  • [7] Parameterized Verification and Model Checking for Distributed Broadcast Protocols
    Delzanno, Giorgio
    [J]. GRAPH TRANSFORMATION, 2014, 8571 : 1 - 16
  • [8] Exact and efficient verification of parameterized cache coherence protocols
    Emerson, EA
    Kahlon, V
    [J]. CORRECT HARDWARE DESIGN AND VERIFICATION METHODS, PROCEEDINGS, 2003, 2860 : 247 - 262
  • [9] A simple method for parameterized verification of cache coherence Protocols
    Chou, CT
    Mannava, PK
    Park, S
    [J]. FORMAL METHODS IN COMPUTER-AIDED DESIGN, 2004, 3312 : 382 - 398
  • [10] Transformational verification of parameterized protocols using array formulas
    Pettorossi, Alberto
    Proietti, Maurizio
    Senni, Valerio
    [J]. LOGIC BASED PROGRAM SYNTHESIS AND TRANSFORMATION, 2006, 3901 : 23 - 43