Degradable restructuring of mesh-connected processor arrays with spares on orthogonal sides

被引:0
|
作者
Takanami, Itsuo [1 ]
Fukushi, Masaru [1 ]
机构
[1] Yamaguchi Univ, Grad Sch Sci & Technol Innovat, Tokiwadai 2-16-1, Ube, Yamaguchi, Japan
关键词
fault tolerance; mesh array; single track switch; restructuring; degradation; RECONFIGURATION; ALGORITHMS;
D O I
10.1109/PRDC.2018.00011
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
We present a restructuring method to apply a degradation approach to mesh-connected processor arrays with spare processing elements on the orthogonal sides of the arrays. An array with faulty processing elements is restructured by shifting healthy processing elements toward faulty processing elements using single track switches. First, an algorithm which satisfies the necessary and sufficient condition (called a restructurable condition) that an array is restructured so that its logical size is kept is briefly explained. Next, a method that if the array does not satisfy the restructurable condition, its rows and/ or columns are functionally deleted so that the subarray with the remaining rows and columns satisfies the restructurable condition is presented. Finally, the simulation results are shown.
引用
收藏
页码:11 / 14
页数:4
相关论文
共 50 条
  • [1] Restructuring mesh-connected processor arrays with spares on four sides by orthogonal side rotation
    Takanami, Itsuo
    Fukushi, Masaru
    2018 IEEE 23RD PACIFIC RIM INTERNATIONAL SYMPOSIUM ON DEPENDABLE COMPUTING (PRDC), 2018, : 181 - 182
  • [2] A Built-in Circuit for Self-Repairing Mesh-Connected Processor Arrays with Spares on Diagonal
    Takanami, Itsuo
    Fukushi, Masaru
    2017 IEEE 22ND PACIFIC RIM INTERNATIONAL SYMPOSIUM ON DEPENDABLE COMPUTING (PRDC 2017), 2017, : 110 - 117
  • [3] Multithread Reconfiguration Algorithm for Mesh-connected Processor Arrays
    Shen, Yuze
    Wu, Jigang
    Jiang, Guiyuan
    2012 13TH INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED COMPUTING, APPLICATIONS, AND TECHNOLOGIES (PDCAT 2012), 2012, : 659 - 663
  • [4] Parallel reconfiguration algorithms for mesh-connected processor arrays
    Jigang Wu
    Guiyuan Jiang
    Yuze Shen
    Siew-Kei Lam
    Jizhou Sun
    Thambipillai Srikanthan
    The Journal of Supercomputing, 2014, 69 : 610 - 628
  • [5] Parallel reconfiguration algorithms for mesh-connected processor arrays
    Wu, Jigang
    Jiang, Guiyuan
    Shen, Yuze
    Lam, Siew-Kei
    Sun, Jizhou
    Srikanthan, Thambipillai
    JOURNAL OF SUPERCOMPUTING, 2014, 69 (02): : 610 - 628
  • [6] Fast deterministic selection on mesh-connected processor arrays
    Krizanc, D
    Narayanan, L
    Raman, R
    ALGORITHMICA, 1996, 15 (04) : 319 - 331
  • [7] FAST DETERMINISTIC SELECTION ON MESH-CONNECTED PROCESSOR ARRAYS
    KRIZANC, D
    NARAYANAN, L
    RAMAN, R
    LECTURE NOTES IN COMPUTER SCIENCE, 1991, 560 : 336 - 346
  • [8] OPTIMAL ROUTING ALGORITHMS FOR MESH-CONNECTED PROCESSOR ARRAYS
    RAJASEKARAN, S
    TSANTILAS, T
    ALGORITHMICA, 1992, 8 (01) : 21 - 38
  • [9] Built-in self-reconfiguring systems for mesh-connected processor arrays with spares on two rows/columns
    Takanami, I
    IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 2000, : 213 - 221
  • [10] EMBEDDING HYPERCUBES AND RELATED NETWORKS INTO MESH-CONNECTED PROCESSOR ARRAYS
    ANNEXSTEIN, F
    JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 1994, 23 (01) : 72 - 79