Innovative Ultra Fine Line Ceramic Substrate for Semiconductor Package

被引:0
|
作者
Shimoishizaka, Nozomi [1 ]
Nakano, Takahiro [1 ]
Tsuji, Mutsuo [1 ]
Yamaguchi, Eiji [1 ]
Fujimoto, Hiroaki [1 ]
Katsunori, Hirata [1 ]
机构
[1] CONNECTEC JAPAN Corp, Myoko City, Niigata 9440020, Japan
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Recently as represented by smart phones and high-speed graphic processing, data processing late is becoming more faster and band width is increasing rapidly. As a result, the clock speed of logic LSI and the bit rate of memory IC are becoming faster and faster. Additionally, the frequency of wireless communication is becoming higher, from GHz to several decimal GHz. The Semiconductor for these applications is required not only to be fast and low power internally, but also required to be lower signal loss at and higher thermal conductivity as the package. However semiconductor package with organic substrate which is commonly used, has fundamental issues of higher loss at GHz range, lower thermal conductivity, lower reliability by nature characteristic of organic substrate. So it is commonly known that organic substrate is difficult to meet with required specification of the next generation semiconductor. Meanwhile, ceramic substrate is known that the lower loss at GHz band, higher thermal conductivity and higher reliability by the nature characteristic of inorganic materials. and these characteristics are very suitable for next generation semiconductor. But regarding the signal line density of ceramic substrate, conductive patterns are made by old printing method by using metal mask and conductive paste. Thus it is difficult to make fine lines for narrow pitch LSI pads. So currently, ceramic substrate package is used only for high-end semiconductor, such as high frequency, high power and high reliability application. In order to utilize excellent characteristic of ceramic substrate for semiconductor package, we are developing new patterning method by innovative approach. This method can make breakthrough conventional printing method completely and increase the density of signal lines dramatically. In this paper, we describe the process of this new method and discuss the results of transmission line simulation.
引用
收藏
页码:1840 / 1845
页数:6
相关论文
共 50 条
  • [1] INNOVATIVE ULTRA FINE LINE SUBSTRATE WITH BUMP FOR SEMICONDUCTOR PACKAGE
    Shimoishizka, Nozomi
    Nakano, Takahiro
    Hirata, Katsunori
    2015 China Semiconductor Technology International Conference, 2015,
  • [2] Fine line photolithography and ultra high density package substrate for next generation system-on-package (SOP)
    Liu, Fuhan
    Sundaram, Venky
    Wiedenman, Boyd
    Tummala, Rao
    ICEPT: 2007 8TH INTERNATIONAL CONFERENCE ON ELECTRONICS PACKAGING TECHNOLOGY, PROCEEDINGS, 2007, : 109 - 113
  • [3] Fine Trace Substrate with 2μm Fine Line for Advanced Package
    Hu, Dyi-Chung
    Lin, Puru
    Chen, Yu Hua
    2015 INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING AND IMAPS ALL ASIA CONFERENCE (ICEP-IAAC), 2015, : 170 - 173
  • [4] Direct Patterning of Conductive Fine Line in Dielectric Layer for Semiconductor Package
    Lee, Jung Shin
    Cho, Jung Woo
    Park, Sun Woo
    Lee, Seungdon
    Lee, Hyunjin
    Rhee, Daniel Min Woo
    2020 IEEE 22ND ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2020, : 472 - 478
  • [5] Electrical Performance Analysis of Fine Line on High Density Package Substrate
    Kuo, Hung-Chun
    Jhong, Ming-Fong
    Cheng, Hung-Hsiang
    Wang, Chen-Chao
    Hung, Chih-Pin
    IEEE CPMT SYMPOSIUM JAPAN 2015, (ICSJ 2015), 2015, : 179 - 182
  • [6] Novel ultra-fine line 2.1D package with organic interposer
    Chen, Wei-Chung
    Lee, Chiu-Wen
    Chung, Min-Hua
    Wang, Chuang-Chi
    Huang, Shang-Kun
    Liao, Yen-Sen
    2017 IEEE CPMT SYMPOSIUM JAPAN (ICSJ), 2017, : 167 - 171
  • [7] Design Optimization of High Density Fine Line Substrate Package Using Bandwidth Analysis
    Kuo, Hung-Chun
    Kuo, Chih-Wen
    Chu, Fu-Chen
    Wang, Chen-Chao
    2018 13TH INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE (IMPACT), 2018, : 241 - 244
  • [8] Topology for Substrate Routing in Semiconductor Package Design
    Seong, Rak-Kyeong
    Yang, Jaeho
    Han, Sang-Hoon
    COMPUTER-AIDED DESIGN, 2022, 149
  • [9] Electroless gold plating for semiconductor package substrate
    Hasegawa, K
    Takahashi, A
    Nakaso, A
    1ST 1997 IEMT/IMC SYMPOSIUM, 1997, : 230 - 233
  • [10] Innovative Imaging of ultra-fine line without using any strong RET
    Nakao, S
    Narimatsu, K
    Miyagi, T
    Ogawa, S
    Tamada, N
    OPTICAL MICROLITHOGRAPHY XIV, PTS 1 AND 2, 2001, 4346 : 503 - 514