A Soft Coarse-Grained Reconfigurable Array Based High-level Synthesis Methodology: Promoting Design Productivity and Exploring Extreme FPGA Frequency

被引：6
|
作者：
Liu, Cheng [1 ]
Yu, Colin Lin [1 ]
So, Hayden Kwok-Hay [1 ]
机构：
[1] Univ Hong Kong, Dept Elect & Elect Engn, Hong Kong, Hong Kong, Peoples R China
来源：
2013 IEEE 21ST ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM) | 2013年
关键词：
D O I：
10.1109/FCCM.2013.21
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
收藏
页码：228 / 228
页数：1
相关论文
共 23 条
  • [1] High-level Programming of Coarse-Grained Reconfigurable Architectures
    Zain-ul-Abdin
    FPL: 2009 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, 2009, : 713 - 714
  • [2] Dataflow-Functional High-Level Synthesis for Coarse-Grained Reconfigurable Accelerators
    Rubattu, Claudio
    Palumbo, Francesca
    Sau, Carlo
    Salvador, Ruben
    Serot, Jocelyn
    Desnos, Karol
    Raffo, Luigi
    Pelcat, Maxime
    IEEE EMBEDDED SYSTEMS LETTERS, 2019, 11 (03) : 69 - 72
  • [3] Automatic Mapping of Application to Coarse-Grained Reconfigurable Architecture based on High-Level Synthesis Techniques
    Lee, Ganghee
    Lee, Seokhyun
    Choi, Kiyoung
    ISOCC: 2008 INTERNATIONAL SOC DESIGN CONFERENCE, VOLS 1-3, 2008, : 395 - 398
  • [4] Application-specific coarse-grained reconfigurable array: architecture and design methodology
    Zhou, Li
    Liu, Dongpei
    Zhang, Jianfeng
    Liu, Hengzhu
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2015, 102 (06) : 897 - 910
  • [5] A Coarse-Grained Reconfigurable Array Based Ethernet Reliable Transmission Design
    Li, Yu
    Xu, Feng
    Yang, Zhou
    Luo, Yulong
    Xie, Tuo
    Peng, Guiqiang
    Liu, Leibo
    2022 IEEE 5TH INTERNATIONAL CONFERENCE ON ELECTRONICS AND COMMUNICATION ENGINEERING, ICECE, 2022, : 61 - 64
  • [6] High-Level Synthesis Methodologies for Delay-Area Optimized Coarse-Grained Reconfigurable Coprocessor Architectures
    Xydis, Sotirios
    Pekmestzi, Kiamal
    Soudris, Dimitrios
    Economakos, George
    IEEE ANNUAL SYMPOSIUM ON VLSI (ISVLSI 2010), 2010, : 486 - 487
  • [7] Research and Design of Pipeline Register Structure Based on Coarse-grained Reconfigurable Array
    Du, Yiran
    Li, Wei
    Dai, Zibin
    Nan, Longmei
    PROCEEDINGS OF 2018 IEEE 3RD ADVANCED INFORMATION TECHNOLOGY, ELECTRONIC AND AUTOMATION CONTROL CONFERENCE (IAEAC 2018), 2018, : 364 - 367
  • [8] Application-specific coarse-grained reconfigurable array: architecture and design methodology (vol 102, pg 897, 2015)
    Zhou, L.
    Liu, D.
    Zhang, J.
    Liu, H.
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2015, 102 (06) : 1071 - 1071
  • [9] Reliability-Configurable Mixed-Grained Reconfigurable Array Compatible with High-Level Synthesis
    Hashimoto, Masanori
    Alnajjar, Dawood
    Konoura, Hiroaki
    Mitsuyama, Yukio
    Shimada, Hajime
    Kobayashi, Kazutoshi
    Kanbara, Hiroyuki
    Ochi, Hiroyuki
    Imagawa, Takashi
    Wakabayashi, Kazutoshi
    Onoye, Takao
    Onodera, Hidetoshi
    2015 20TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2015, : 14 - 15
  • [10] High-Level Synthesis for FPGA Design Based-SLAM Application
    Abouzahir, Mohamed
    Elouardi, Abdelhafid
    Bouaziz, Samir
    Hammami, Omar
    Ali, Ismail
    2016 IEEE/ACS 13TH INTERNATIONAL CONFERENCE OF COMPUTER SYSTEMS AND APPLICATIONS (AICCSA), 2016,
123