A power-efficient current-mode neural/muscular stimulator design for peripheral nerve prosthesis

被引:10
|
作者
Liu, Xu [1 ]
Yao, Lei [2 ]
Ng, Kian Ann [3 ]
Li, Peng [2 ]
Wang, Wensi [1 ]
Je, Minkyu [4 ]
Xu, Yong Ping [3 ]
机构
[1] Beijing Univ Technol, Coll Microelect, Beijing, Peoples R China
[2] Agcy Sci Technol & Res, Inst Microelect, Singapore, Singapore
[3] Natl Univ Singapore, Dept Elect & Comp Engn, Singapore, Singapore
[4] Korea Adv Inst Sci & Technol, Sch Elect Engn, Daejeon, South Korea
关键词
electrode; exponential current; neural; muscular stimulator; optimization; peripheral nerve prosthesis; power-efficient; NEURAL STIMULATOR; ENERGY-EFFICIENT; VOLTAGE; END; TISSUE; ARRAY; SAFE;
D O I
10.1002/cta.2434
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents a 16-channel power-efficient neural/muscular stimulation integrated circuit for peripheral nerve prosthesis. First, the theoretical analysis is presented to show the power efficiency optimization in a stimulator. Moreover, a continuous-time, biphasic exponential-current-waveform generation circuit is designed based on Taylor series approximation and implemented in the proposed stimulation chip to optimize the power efficiency. In the 16-channel stimulator chip design, each channel of the stimulator consists of a current copier, an exponential current generator, an active charge-balancing circuit, and a 24-V output stage. Stimulation amplitude, pulse width, and frequency can be set and adjusted through an external field-programmable gate array by sending serial commands. Finally, the proposed stimulator chip has been fabricated in a 0.18-m advanced complementary metal-oxide-semiconductor process with 24-V laterally diffused metal oxide semiconductor option. The maximum stimulation power efficiency of 95.9% is achieved at the output stage with an electrode model of 10-k resistance and 100-nF capacitance. Animal experiment results further demonstrate the power efficiency improvement and effectiveness of the stimulator.
引用
收藏
页码:692 / 706
页数:15
相关论文
共 50 条
  • [1] Design of high-speed power-efficient MOS current-mode logic frequency dividers
    Alioto, Massimo
    Mita, Rosario
    Palumbo, Gaetano
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2006, 53 (11): : 1165 - 1169
  • [2] A Power-Efficient Neural Tissue Stimulator With Energy Recovery
    Kelly, Shawn K.
    Wyatt, John L., Jr.
    [J]. IEEE TRANSACTIONS ON BIOMEDICAL CIRCUITS AND SYSTEMS, 2011, 5 (01) : 20 - 29
  • [3] A Power-Efficient and Safe Neural Stimulator Using Ultra-High Frequency Current Pulses for Nerve Conduction Block
    Guan, Rui
    Emmer, Koen M.
    Valente, Virgilio
    Serdijn, Wouter A.
    [J]. 2019 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS 2019), 2019, : 397 - 400
  • [4] A CMOS Power-Efficient Low-Noise Current-Mode Front-End Amplifier for Neural Signal Recording
    Wu, Chung-Yu
    Chen, Wei-Ming
    Kuo, Liang-Ting
    [J]. IEEE TRANSACTIONS ON BIOMEDICAL CIRCUITS AND SYSTEMS, 2013, 7 (02) : 107 - 114
  • [5] New design of current-mode neural network
    [J]. 2000, Hunan University, China (27):
  • [6] High-Swing, Power-efficient, Current-Mode Hybrid Circuit Topologies for Simultaneous Bidirectional Communication
    Govindaswamy, Prema Kumar
    Shankar, Vijay P.
    [J]. 2023 21ST IEEE INTERREGIONAL NEWCAS CONFERENCE, NEWCAS, 2023,
  • [7] A power-efficient voltage-based neural tissue stimulator with energy recovery
    Kelly, SK
    Wyatt, J
    [J]. 2004 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE, DIGEST OF TECHNICAL PAPERS, 2004, 47 : 228 - 229
  • [8] A Power Efficient Current-Mode Differential Driver for FPGAs
    Xiao, Yuanlong
    Wang, Jian
    Lai, Jinmei
    [J]. PROCEEDINGS OF 2015 IEEE 11TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2015,
  • [9] A power-efficient dynamic-time current mode comparator
    Hosny, Ahmed
    Farag, Fathi A.
    Wahba, Ahmed
    Mohamed, Ahmed Reda
    [J]. AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2023, 171
  • [10] Design of low power current-mode flash ADC
    Bhat, MS
    Rekha, S
    Jamadagni, HS
    [J]. TENCON 2004 - 2004 IEEE REGION 10 CONFERENCE, VOLS A-D, PROCEEDINGS: ANALOG AND DIGITAL TECHNIQUES IN ELECTRICAL ENGINEERING, 2004, : D241 - D244