Code Improvements Towards Implementing HEVC Decoder

被引：0
|
作者：
Israr, Adeel [1 ]
Nazir, Sajid [2 ]
Kaleem, Muhammad [1 ]
机构：
[1] COMSATS Univ, Dept Elect & Comp Engn, Islamabad, Pakistan
[2] Glasgow Caledonian Univ, Sch Comp Engn & Built Environm, Glasgow, Lanark, Scotland
来源：
2018 3RD INTERNATIONAL CONFERENCE ON EMERGING TRENDS IN ENGINEERING, SCIENCES AND TECHNOLOGY (ICEEST) | 2018年
关键词：
video decoding; compression; HEVC decoder; complexity; Software debugging;
D O I：
暂无
中图分类号：
T [工业技术];
学科分类号：
08 ;
摘要：
HEVC is the latest video coding standard achieving better compression as compared to previous standards but at a higher complexity. Many applications require fast and real-time decoding of compressed video for which Field Programmable Gate Array (FPGA) is one of the efficient options. In this paper we provide the code improvement and implementation of the computationally intensive HEVC decoder. We describe our investigation for the implementation of HEVC decoder on Visual C++ 2008 platform and present improvements to the code of HEVC decoder required prior to its conversion to a hardware description language. The results for decoding time are also provided.
引用
收藏
页数：6
相关论文
共 50 条
  • [1] Hardware solution for implementing the entire inverse IDCTs in HEVC decoder
    Nayeri, Hamid Reza
    Zargari, Farzad
    [J]. INTERNATIONAL JOURNAL OF ELECTRONICS, 2018, 105 (08) : 1261 - 1272
  • [2] Software HEVC video decoder: towards an energy saving for mobile applications
    Sidaty, Naty
    Heulot, Julien
    Hamidouche, Wassim
    Pelcat, Maxime
    Menard, Daniel
    [J]. MULTIMEDIA TOOLS AND APPLICATIONS, 2020, 79 (37-38) : 26861 - 26884
  • [3] Software HEVC video decoder: towards an energy saving for mobile applications
    Naty Sidaty
    Julien Heulot
    Wassim Hamidouche
    Maxime Pelcat
    Daniel Menard
    [J]. Multimedia Tools and Applications, 2020, 79 : 26861 - 26884
  • [4] Hybrid Parallelization for HEVC Decoder
    Jo, Hyunho
    Sim, Donggyu
    Jeon, Byeungwoo
    [J]. 2013 6TH INTERNATIONAL CONGRESS ON IMAGE AND SIGNAL PROCESSING (CISP), VOLS 1-3, 2013, : 170 - 175
  • [5] Pipelining the HEVC Decoder on ZedBoard Plateform
    SME, Habib, I
    SMIRI, Kamel
    JEMA, Abderrazak, I
    [J]. PROCEEDINGS OF 2016 11TH INTERNATIONAL DESIGN & TEST SYMPOSIUM (IDT), 2016, : 7 - 12
  • [6] An Improved Hypothetical Reference Decoder For HEVC
    Deshpande, Sachin
    Hannuksela, Miska M.
    Kazui, Kimihiko
    Schierl, Thomas
    [J]. VISUAL INFORMATION PROCESSING AND COMMUNICATION IV, 2013, 8666
  • [7] HEVC Decoder Analysis on ARM Processor
    Ayadi, Lella Aicha
    Damak, Taheni
    Loukil, Hassen
    Ben Ayed, Mohamed Ali
    Masmoudi, Nouri
    [J]. 2018 15TH INTERNATIONAL MULTI-CONFERENCE ON SYSTEMS, SIGNALS AND DEVICES (SSD), 2018, : 842 - 845
  • [8] A DSP-Based HEVC Decoder Implementation using RVC-CAL and Native OpenHEVC code
    Rodriguez, Pablo
    Balseiro, Fernando
    Chavarrias, Miguel
    Pescador, Fernando
    Garrido, Matias
    [J]. 2015 IEEE INTERNATIONAL SYMPOSIUM ON CONSUMER ELECTRONICS (ISCE), 2015,
  • [9] HEVC Lossless Coding and Improvements
    Zhou, Minhua
    Gao, Wen
    Jiang, Minqiang
    Yu, Haoping
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 2012, 22 (12) : 1839 - 1843
  • [10] HEVC lossless coding and improvements
    Texas Instruments, Inc., Dallas, TX 75093, United States
    不详
    [J]. IEEE Trans Circuits Syst Video Technol, 12 (1839-1843):
12345