共 50 条
- [1] GPU accelerated 3DES encryption [J]. CONCURRENCY AND COMPUTATION-PRACTICE & EXPERIENCE, 2022, 34 (09):
- [2] A reconfigurable architecture for accelerating DES, 3DES and AES [J]. Proceedings of the 11th Joint International Computer Conference, 2005, : 474 - 477
- [3] 3DES Implementation Based on FPGA [J]. EMERGING RESEARCH IN WEB INFORMATION SYSTEMS AND MINING, 2011, 238 : 218 - +
- [5] A Comparison of the 3DES and AES Encryption Standards [J]. INTERNATIONAL JOURNAL OF SECURITY AND ITS APPLICATIONS, 2015, 9 (07): : 241 - 246
- [9] Reconfigurable architecture for high-speed implementations of DES, 3DES and AES [J]. Tien Tzu Hsueh Pao/Acta Electronica Sinica, 2006, 34 (08): : 1386 - 1390
- [10] A Comprehensive Evaluation of Cryptographic Algorithms: DES, 3DES, AES, RSA and Blowfish [J]. 1ST INTERNATIONAL CONFERENCE ON INFORMATION SECURITY & PRIVACY 2015, 2016, 78 : 617 - 624