共 50 条
- [1] Formal models for embedded system design [J]. IEEE DESIGN & TEST OF COMPUTERS, 2000, 17 (02): : 14 - 27
- [3] System level validation using formal techniques [J]. IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 2005, 152 (03): : 393 - 406
- [6] Design and Validation of Cloud Storage Systems Using Formal Methods [J]. TOPICS IN THEORETICAL COMPUTER SCIENCE, TTCS 2017, 2017, 10608 : 3 - 8
- [7] Validation of Formal Models by Interactive Simulation [J]. RIGOROUS STATE-BASED METHODS, ABZ 2023, 2023, 14010 : 59 - 69
- [8] Quantitative Validation of Formal Domain Models [J]. 201919TH IEEE INTERNATIONAL SYMPOSIUM ON HIGH ASSURANCE SYSTEMS ENGINEERING (HASE 2019), 2019, : 17 - 24
- [10] Tool Support for Validation of Formal System Models: Interactive Visualization and Requirements Traceability [J]. ELECTRONIC PROCEEDINGS IN THEORETICAL COMPUTER SCIENCE, 2019, (310): : 70 - 85