共 7 条
- [1] Equivalence verification of polynomial datapaths with fixed-size bit-vectors using finite ring algebra ICCAD-2005: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, 2005, : 291 - 296
- [2] Equivalence checking method for fixed-point arithmetic datapaths Jisuanji Fuzhu Sheji Yu Tuxingxue Xuebao/Journal of Computer-Aided Design and Computer Graphics, 2009, 21 (01): : 27 - 32
- [3] Equivalence verification of arithmetic datapaths with multiple word-length operands 2006 DESIGN AUTOMATION AND TEST IN EUROPE, VOLS 1-3, PROCEEDINGS, 2006, : 822 - +
- [4] Simulation bounds for equivalence verification of arithmetic datapaths with finite word-length operands PROCEEDINGS OF FORMAL METHODS IN COMPUTER AIDED DESIGN, 2006, : 179 - +
- [6] Verification of Fixed-Point Datapaths with Comparator Units Using Constrained Arithmetic Transform (CAT) 2012 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 2012), 2012, : 592 - 595
- [7] Finding linear building-blocks for RTL synthesis of polynomial datapaths with fixed-size bit-vectors IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN DIGEST OF TECHNICAL PAPERS, VOLS 1 AND 2, 2007, : 143 - +