BAT: Performance-Driven Crosstalk Mitigation Based on Bus-Grouping Asynchronous Transmission

被引:0
|
作者
Yan, Guihai [1 ,2 ]
Han, Yinhe [1 ,2 ]
Li, Xiaowei [1 ,2 ]
Liu, Hui [1 ,2 ]
机构
[1] Chinese Acad Sci, Comp Technol Inst, Beijing 100190, Peoples R China
[2] Chinese Acad Sci, Grad Sch, Beijing 100039, Peoples R China
来源
IEICE TRANSACTIONS ON ELECTRONICS | 2008年 / E91C卷 / 10期
基金
中国国家自然科学基金;
关键词
crosstalk delay; on-chip buses; bus-grouping transmission; asynchronous; shielding;
D O I
10.1093/ietele/e91-c.10.1690
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Crosstalk delay within an on-chip bus can induce severe transmission performance penalties. The Bus-grouping Asynchronous Transmission (BAT) scheme is proposed to mitigate the performance degradation. Furthermore, considering the distinct spatial locality of transition distribution on some types of buses, we use the locality to optimize the BAT. In terms of the implementation, we propose the Differential Counter Cluster (DCC) synchronous mechanism to synchronize the data transmission, and the Delay Active Shielding (DAS) to protect some critical signals from crosstalk and optimize the routing area overhead. The BAT is scalable with the variation of bus width with little extra implementation complexity. The effectiveness of the BAT is evaluated by focusing on the on-chip buses of a superscalar microprocessor simulator using the SPEC CPU2000 benchmarks. When applied to a 64-bit on-chip instruction bus, the BAT scheme, compared with the conservative approach. Codec and Variable Cycle Transmission (DYN) approaches, improves performance by 55(+)%, 10(+)%, 30(+)%, respectively, at the expense of 13% routing area overhead.
引用
收藏
页码:1690 / 1697
页数:8
相关论文
共 50 条
  • [1] Performance-Driven Clustering of Asynchronous Circuits
    Dimou, Georgios D.
    Beerel, Peter A.
    Lines, Andrew M.
    INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION, AND SIMULATION, 2011, 6951 : 92 - 101
  • [2] Performance-driven synthesis of asynchronous controllers
    Yun, Kenneth Y.
    Lin, Bill
    Dill, David L.
    Devadas, Srinivas
    IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1994, : 550 - 557
  • [3] Performance-Driven Clustering of Asynchronous Circuits
    Dimou, Georgios D.
    Beerel, Peter A.
    Lines, Andrew M.
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2014, 33 (02) : 197 - 209
  • [4] A fast crosstalk- and performance-driven multilevel routing system
    Ho, TY
    Chang, YW
    Chen, SJ
    Lee, DT
    ICCAD-2003: IEEE/ACM DIGEST OF TECHNICAL PAPERS, 2003, : 382 - 387
  • [5] Performance-driven crosstalk elimination at post-compiler level
    Kuo, Wu-An
    Chiang, Yi-Ling
    Hwang, TingTing
    Wu, Allen C. -H.
    2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 3041 - 3044
  • [6] A performance-driven MCM router with special consideration of crosstalk reduction
    Wang, DS
    Kuh, ES
    DESIGN, AUTOMATION AND TEST IN EUROPE, PROCEEDINGS, 1998, : 466 - 470
  • [7] Crosstalk- and performance-driven multilevel full-chip routing
    Ho, TY
    Chang, YW
    Chen, SJ
    Lee, DT
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2005, 24 (06) : 869 - 878
  • [8] PERFORMANCE-DRIVEN PLACEMENT OF CELL BASED ICS
    JACKSON, MAB
    KUH, ES
    26TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, 1989, : 370 - 375
  • [9] Performance-driven crosstalk elimination at postcompiler level - The case of low-crosstalk OP-code assignment
    Kuo, Wu-an
    Chiang, Yi-Ling
    Hwang, TingTing
    Wu, Allen C. -H.
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2007, 26 (03) : 564 - 573
  • [10] Performance-based and performance-driven architectural design and optimization
    Shi, Xing
    FRONTIERS OF STRUCTURAL AND CIVIL ENGINEERING, 2010, 4 (04): : 512 - 518