A Data Locality and Memory Contention Analysis Method in Embedded NUMA Multi-core Systems

被引:0
|
作者
Li, Lin [1 ]
Fussenegger, Markus [2 ]
Cichon, Gordon [2 ]
机构
[1] Infineon Technol AG, Munich, Germany
[2] Ludwig Maximilians Univ Munchen, Munich, Germany
关键词
PERFORMANCE; MANAGEMENT;
D O I
10.1109/MCSoC.2016.15
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Data locality in distributed memories has a significant performance impact on NUMA multi-core systems owing to non-uniform memory accesses. In addition, memory contention also influences the performance of multi-core systems. The performance degradation caused by both effects should be analyzed before performance optimization because data locality and memory contention are mutually dependent. A reduction of one effect could cancel performance gains due to another effect. A novel post-processing method based on non-intrusive tracing is proposed in this paper to analyze the performance impact incurred by both data locality and memory contention in a quantitative, comparable way. It makes use of non-intrusive tracing, which has no impact on normal execution and timing. The analysis provides results including data locality and memory contention penalties, which can be used as a reference to improve performance.
引用
收藏
页码:85 / 92
页数:8
相关论文
共 50 条
  • [1] A framework for memory contention analysis in multi-core platforms
    Dasari, Dakshina
    Nelis, Vincent
    Akesson, Benny
    REAL-TIME SYSTEMS, 2016, 52 (03) : 272 - 322
  • [2] A framework for memory contention analysis in multi-core platforms
    Dakshina Dasari
    Vincent Nelis
    Benny Akesson
    Real-Time Systems, 2016, 52 : 272 - 322
  • [3] MESS: Memory Performance Debugging on Embedded Multi-core Systems
    Chattopadhyay, Sudipta
    MODEL CHECKING SOFTWARE, SPIN 2015, 2015, 9232 : 105 - 125
  • [4] Realities of multi-core cpu chips and Memory Contention
    Barker, David P.
    PROCEEDINGS OF THE PARALLEL, DISTRIBUTED AND NETWORK-BASED PROCESSING, 2009, : 446 - 453
  • [5] Insights on memory controller scaling in multi-core embedded systems
    Marino, Mario Donato
    Li, Kuan-Ching
    INTERNATIONAL JOURNAL OF EMBEDDED SYSTEMS, 2014, 6 (04) : 351 - 361
  • [6] Kernel mechanisms with dynamic task-aware scheduling to reduce resource contention in NUMA multi-core systems
    Chiang, Mei-Ling
    Yang, Chieh-Jui
    Tu, Shu-Wei
    JOURNAL OF SYSTEMS AND SOFTWARE, 2016, 121 : 72 - 87
  • [7] Deterministic Memory Hierarchy and Virtualization for Modern Multi-Core Embedded Systems
    Kloda, Tomasz
    Solieri, Marco
    Mancuso, Renato
    Capodieci, Nicola
    Valente, Paolo
    Bertogna, Marko
    25TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM (RTAS 2019), 2019, : 1 - 14
  • [8] Memory Bottlenecks and Memory Contention in Multi-Core Monte Carlo Transport Codes
    Tramm, John R.
    Siegel, Andrew R.
    SNA + MC 2013 - JOINT INTERNATIONAL CONFERENCE ON SUPERCOMPUTING IN NUCLEAR APPLICATIONS + MONTE CARLO, 2014,
  • [9] Memory bottlenecks and memory contention in multi-core Monte Carlo transport codes
    Tramm, John R.
    Siegel, Andrew R.
    ANNALS OF NUCLEAR ENERGY, 2015, 82 : 195 - 202
  • [10] Cache Contention and Application Performance Prediction for Multi-Core Systems
    Xu, Chi
    Chen, Xi
    Dick, Robert P.
    Mao, Zhuoqing Morley
    2010 IEEE INTERNATIONAL SYMPOSIUM ON PERFORMANCE ANALYSIS OF SYSTEMS AND SOFTWARE (ISPASS 2010), 2010, : 76 - 86