Back-end assembly solution to bare copper bond pad wafers

被引:0
|
作者
Lee, CC [1 ]
Williams, B [1 ]
Harun, F [1 ]
Yong, CC [1 ]
Tan, LC [1 ]
Downey, S [1 ]
Harper, P [1 ]
机构
[1] Motorola Inc, Austin, TX 78721 USA
关键词
wire bonding; copper wafers; copper probe; copper oxidation protection; assembly; packaging;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Introducing a thin ceramic/glass coating directly on top of the copper surface has been proposed to prevent copper from further oxidation during wirebonding. The thickness and integrity of the added layer must be such that the coated wafers can be processed using existing assembly equipment. This paper discusses the results of probing and wirebonding on this type of glass coated copper wafers. Probing was performed on both coated and uncoated copper bond pads with epoxy-ring-cantilever-needle probe cards. Probe feasibility was determined with contact resistance measurements and optical inspection of probe marks. Gold wirebonding was evaluated on both probed and non-probed glass-coated copper bond pads using presently available commercial wirebonders. The targeted bonded ball diameter was selected for 63 mum fine pitch bonding. Ball shear, wire pull and Au-Cu intermetallic coverage were the criteria used to evaluate the wirebondability of the glass-coated copper bond pad surfaces. The feasibility of integrating this protective layer process into the current copper-wafer fab and assembly process flow is discussed.
引用
收藏
页码:511 / 514
页数:4
相关论文
共 23 条
  • [1] Avoidance of Bonding Pad Contamination Affecting Back-End Assembly Process
    Wang, Mu-Chun
    Huang, Kuo-Shu
    Hsieh, Zhen-Ying
    Chen, Shuang-Yuan
    Huang, Heng-Sheng
    MICRONANO2008-2ND INTERNATIONAL CONFERENCE ON INTEGRATION AND COMMERCIALIZATION OF MICRO AND NANOSYSTEMS, PROCEEDINGS, 2008, : 569 - 572
  • [2] Vision and process control for back-end assembly
    Barton, R.J.
    Schmitt, Larry
    European Semiconductor, 1994, 16 (09): : 15 - 20
  • [3] A design assembly framework for FPGA back-end acceleration
    Frangieh, Tannous
    Athanas, Peter
    MICROPROCESSORS AND MICROSYSTEMS, 2014, 38 (08) : 889 - 898
  • [4] A Design Assembly Framework for FPGA Back-End Acceleration
    Frangieh, Tannous
    Athanas, Peter
    2012 INTERNATIONAL CONFERENCE ON RECONFIGURABLE COMPUTING AND FPGAS (RECONFIG), 2012,
  • [5] Flexible, robotic cells automate back-end assembly processes
    Sprovieri, John
    Assembly, 2021, 64 (03):
  • [6] Simulation optimization with PSO and OCBA for semiconductor back-end assembly
    Lin, James T.
    Chen, Chien-Ming
    Chiu, Chun-Chih
    Fang, Hsin-Ying
    JOURNAL OF INDUSTRIAL AND PRODUCTION ENGINEERING, 2013, 30 (07) : 452 - 460
  • [7] Investigation of Dicing Saw Methods Impacting Back-End Assembly Process
    Wang, Mu-Chun
    Hsieh, Zhen-Ying
    Huang, Kuo-Shu
    Chen, Shuang-Yuan
    Huang, Heng-Sheng
    MICRONANO2008-2ND INTERNATIONAL CONFERENCE ON INTEGRATION AND COMMERCIALIZATION OF MICRO AND NANOSYSTEMS, PROCEEDINGS, 2008, : 563 - 567
  • [8] Simulation optimization with GA and OCBA for semiconductor back-end assembly scheduling
    Lin, James T.
    Chen, Chie-Ming
    2015 INTERNATIONAL CONFERENCE ON INDUSTRIAL ENGINEERING AND OPERATIONS MANAGEMENT (IEOM), 2015,
  • [9] Back-Side Wafer Grinding Quality Affecting Back-End Assembly Process for LCD Driver ICs
    Wang, Mu-Chun
    Hsieh, Zhen-Ying
    Huang, Kuo-Shu
    Chen, Shuang-Yuan
    Huang, Heng-Sheng
    MICRONANO2008-2ND INTERNATIONAL CONFERENCE ON INTEGRATION AND COMMERCIALIZATION OF MICRO AND NANOSYSTEMS, PROCEEDINGS, 2008, : 557 - 561
  • [10] A back-end L1 norm based solution for Factor Graph SLAM
    Casafranca, J. J.
    Paz, L. M.
    Pinies, P.
    2013 IEEE/RSJ INTERNATIONAL CONFERENCE ON INTELLIGENT ROBOTS AND SYSTEMS (IROS), 2013, : 17 - 23