Real-Time FPGA-Based Multichannel Spike Sorting Using Hebbian Eigenfilters

被引:21
|
作者
Yu, Bo [1 ]
Mak, Terrence [2 ,3 ]
Li, Xiangyu [1 ]
Xia, Fei [2 ]
Yakovlev, Alexandre [2 ]
Sun, Yihe [1 ]
Poon, Chi-Sang [4 ]
机构
[1] Tsinghua Univ, Inst Microelect, Tsinghua Natl Lab Informat Sci & Technol, Beijing 100084, Peoples R China
[2] Newcastle Univ, Sch Elect Elect & Comp Engn, Newcastle Upon Tyne NE1 7RU, Tyne & Wear, England
[3] Newcastle Univ, Inst Neurosci, Newcastle Upon Tyne NE1 7RU, Tyne & Wear, England
[4] MIT, Harvard Mit Div Hlth Sci & Technol, Cambridge, MA 02139 USA
基金
中国国家自然科学基金; 英国工程与自然科学研究理事会; 北京市自然科学基金; 美国国家卫生研究院;
关键词
Brain-machine interface (BMI); field-programmable gate array (FPGAs); hardware architecture design; Hebbian learning; spike sorting; INTERFACE; DESIGN; SYSTEM;
D O I
10.1109/JETCAS.2012.2183430
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Real-time multichannel neuronal signal recording has spawned broad applications in neuro-prostheses and neuro-rehabilitation. Detecting and discriminating neuronal spikes from multiple spike trains in real-time require significant computational efforts and present major challenges for hardware design in terms of hardware area and power consumption. This paper presents a Hebbian eigenfilter spike sorting algorithm, in which principal components analysis (PCA) is conducted through Hebbian learning. The eigenfilter eliminates the need of computationally expensive covariance analysis and eigenvalue decomposition in traditional PCA algorithms and, most importantly, is amenable to low cost hardware implementation. Scalable and efficient hardware architectures for real-time multichannel spike sorting are also presented. In addition, folding techniques for hardware sharing are proposed for better utilization of computing resources among multiple channels. The throughput, accuracy and power consumption of our Hebbian eigenfilter are thoroughly evaluated through synthetic and real spike trains. The proposed Hebbian eigenfilter technique enables real-time multichannel spike sorting, and leads the way towards the next generation of motor and cognitive neuro-prosthetic devices.
引用
下载
收藏
页码:502 / 515
页数:14
相关论文
共 50 条
  • [1] Spatial Information Based OSort for Real-Time Spike Sorting Using FPGA
    Schaffer, Laszlo
    Nagy, Zoltan
    Kincses, Zoltan
    Fiath, Richard
    Ulbert, Istvan
    IEEE TRANSACTIONS ON BIOMEDICAL ENGINEERING, 2021, 68 (01) : 99 - 108
  • [2] FPGA-Based Real-Time Multichannel Neural Dataset Generation
    Schaffer, Laszlo
    Nagy, Zoltan
    Kincses, Zoltan
    Fiath, Richard
    2017 EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN (ECCTD), 2017,
  • [3] A real-time FPGA-based implementation for detection and sorting of bio-signals
    Francisco Javier Iniguez-Lomeli
    Yannick Bornat
    Sylvie Renaud
    Jose Hugo Barron-Zambrano
    Horacio Rostro-Gonzalez
    Neural Computing and Applications, 2021, 33 : 12121 - 12140
  • [4] A real-time FPGA-based implementation for detection and sorting of bio-signals
    Iniguez-Lomeli, Francisco Javier
    Bornat, Yannick
    Renaud, Sylvie
    Barron-Zambrano, Jose Hugo
    Rostro-Gonzalez, Horacio
    NEURAL COMPUTING & APPLICATIONS, 2021, 33 (18): : 12121 - 12140
  • [5] FPGA-Based Real-Time EMTP
    Chen, Yuan
    Dinavahi, Venkata
    IEEE TRANSACTIONS ON POWER DELIVERY, 2009, 24 (02) : 892 - 902
  • [6] A versatile electrode sorting module for MEAs: implementation in a FPGA-based real-time system
    Pirog, Antoine
    Bornat, Yannick
    Renaud, Sylvie
    Perrier, Romain
    Jaffredo, Manon
    Raoux, Matthieu
    Lang, Jochen
    2017 IEEE BIOMEDICAL CIRCUITS AND SYSTEMS CONFERENCE (BIOCAS), 2017,
  • [7] FPGA-Based Platform for Real-Time Internet
    Wielgosz, Maciej
    Panggabean, Mauritz
    Chilwan, Ameen
    Ronningen, Leif Arne
    2012 THIRD INTERNATIONAL CONFERENCE ON EMERGING SECURITY TECHNOLOGIES (EST), 2012, : 131 - 134
  • [8] A Real-time FPGA-Based Architecture for OpenSURF
    Chen, Chaoxiu
    Yong, Huang
    Zhong, Sheng
    Yan, Luxin
    MIPPR 2015: PATTERN RECOGNITION AND COMPUTER VISION, 2015, 9813
  • [9] An FPGA-Based Real-Time Event Sampler
    Penneman, Niels
    Perneel, Luc
    Timmerman, Martin
    De Sutter, Bjorn
    RECONFIGURABLE COMPUTING: ARCHITECTURES, TOOLS AND APPLICATIONS, 2010, 5992 : 364 - +
  • [10] An FPGA-based platform for accelerated offline spike sorting
    Gibson, Sarah
    Judy, Jack W.
    Markovic, Dejan
    JOURNAL OF NEUROSCIENCE METHODS, 2013, 215 (01) : 1 - 11