Threshold Voltage Instability in Organic TFT with SiO2 and SiO2/Parylene-Stack Dielectrics

被引：1

作者：

Wrachien, Nicola ^{[1
]}

Cester, Andrea ^{[1
]}

Pinato, Alessandro ^{[1
]}

Meneghini, Matteo ^{[1
]}

Tazzoli, Augusto ^{[1
]}

Meneghesso, Gaudenzio ^{[1
]}

Kovac, Jaroslav ^{[2
]}

Jakabovic, Jan ^{[2
]}

Donoval, Daniel ^{[2
]}

机构：

[1] Univ Padua, Dept Informat Engn, Padua, Italy

[2] Slovak Univ Technol Bratislava, Dept Microelect, Bratislava, Slovakia

来源：

2009 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, VOLS 1 AND 2 | 2009年

关键词：

hysteresis; organic TFT; parylene; pentacene; traps;

D O I：

10.1109/IRPS.2009.5173234

中图分类号：

TP301 [理论、方法];

学科分类号：

081202 ;

摘要：

We study the charge trapping/detrapping kinetics on pentacene-based organic thin-film-transistors featuring SiO2 and SiO2/parylene C stack gate insulators. The threshold voltage variation is correlated with the gate pulse width and amplitude, and it is due to charge trapping, rather than permanent degradation. The detrapping kinetics is thermally-activated and it is accelerated if the device is illuminated. The additional parylene layer brings benefits by strongly reducing the charge trapping/detrapping, and increasing the hole mobility and the drain current.

引用

页码：109 / +

页数：3

共 50 条

[1] Origin of the threshold voltage instability in SiO2/HfO2 dual layer gate dielectrics
Kerber, A
Cartier, E
Pantisano, L
Degraeve, R
Kauerauf, T
Kim, Y
Hou, A
Groeseneken, G
Maes, HE
Schwalke, U
IEEE ELECTRON DEVICE LETTERS, 2003, 24 (02) : 87 - 89
[2] Reaction of barium oxide threshold voltage tuning layers with SiO2 and HfO2/SiO2 gate dielectrics
Copel, M.
APPLIED PHYSICS LETTERS, 2008, 92 (15)
[3] 'SiO2, advanced dielectrics, and related devices': Suggestions for SiO2 research
Weeks, Robert A.
JOURNAL OF NON-CRYSTALLINE SOLIDS, 2009, 355 (18-21) : IX - XI
[4] Submicrometer Ultralow-Power TFT With 1.8 nm NAOS SiO2/20 nm CVD SiO2 Gate Stack Structure
Kubota, Yasushi
Matsumoto, Taketoshi
Imai, Shigeki
Yamada, Mikihiro
Tsuji, Hiroshi
Taniguchi, Kenji
Terakawa, Sumio
Kobayashi, Hikaru
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2011, 58 (04) : 1134 - 1140
[5] Performance improvement of flash memories with HfOxNy/SiO2 stack tunnel dielectrics
Lai, Hsiang-Yueh
Chang-Liao, Kuei-Shu
Wang, Tien-Ko
Wang, Ping-Kun
Cheng, Chin-Lung
JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 2006, 24 (04): : 1683 - 1688
[6] On the Dependence of Band Alignment of SiO2/Si Stack on SiO2 Thickness: Extrinsic Or Intrinsic?
Xu, Yonggui
Han, Kai
Xiang, Jinjuan
Wang, Xiaolei
IEEE ACCESS, 2020, 8 (08): : 159162 - 159171
[7] A New Formulation of Breakdown Model for High-κ/SiO2 Stack Dielectrics
Wu, Ernest Y.
2013 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2013,
[8] Influence of SiO2 Layer on Resistive Switching Properties of SiO2/CuxO Stack Structure
Liu, Chih-Yi
Li, Yu-Chen
Lai, Chun-Hung
Liu, Shih-Kun
FUNCTIONAL AND ELECTRONIC MATERIALS, 2011, 687 : 106 - +
[9] Hydroxylation of SiO2 surface and Threshold Voltage Shift of Organic Field Effect Transistors
Chua, Chong Lim
Woon, Kai Lin
JURNAL FIZIK MALAYSIA, 2016, 37 (01):
[10] Ultrathin SiO2 and alternative gate dielectrics
Jakubowski, A
Janik, T
Korwin-Pawlowski, M
Lukasiak, L
Majkusiak, B
PROCEEDING OF THE TENTH INTERNATIONAL WORKSHOP ON THE PHYSICS OF SEMICONDUCTOR DEVICES, VOLS I AND II, 2000, 3975 : 768 - 775

← 1 2 3 4 5 →