On the stability of operating points of transistor circuits

被引：0
|
作者：
Nishi, T
Ogata, M
机构：
来源：
IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES | 1997年 / E80A卷 / 09期
关键词：
dc operating point; nonlinear circuit; stability;
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
In this paper we study on the stability of an operating points of a nonlinear resistive circuits including transistors. A set of sufficient conditions for the operating point to be unstable are proposed. These conditions are a generalization of the well-known negative difference resistance (NDR) criteria.
引用
收藏
页码：1540 / 1547
页数：8
相关论文
共 50 条
  • [1] DC operating points of transistor circuits
    Trajkovic, Ljiljana
    [J]. IEICE NONLINEAR THEORY AND ITS APPLICATIONS, 2012, 3 (03): : 287 - 300
  • [2] TRANSISTOR-CIRCUITS AND POTENTIALLY STABLE OPERATING POINTS
    GREEN, MM
    WILLSON, AN
    [J]. LINEAR ALGEBRA AND ITS APPLICATIONS, 1995, 224 : 267 - 283
  • [3] Bounds for the number of DC operating points of transistor circuits
    Lagarias, JC
    Trajkovic, L
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-FUNDAMENTAL THEORY AND APPLICATIONS, 1999, 46 (10): : 1216 - 1221
  • [4] Limitations of criteria for testing transistor circuits for multiple dc operating points
    Kronenberg, L
    Mathis, W
    Trajkovic, L
    [J]. PROCEEDINGS OF THE 43RD IEEE MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I-III, 2000, : 148 - 151
  • [5] Limitations of criteria for testing transistor circuits for multiple dc operating points
    Kronenberg, L
    Mathis, W
    Trajkovic, L
    [J]. PROCEEDINGS OF THE 43RD IEEE MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I-III, 2000, : 1156 - 1159
  • [6] Proving asymptotic stability of equilibrium points of MOS transistor circuits
    Tadeusiewicz, M
    [J]. ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL II: EMERGING TECHNOLOGIES FOR THE 21ST CENTURY, 2000, : 204 - 207
  • [7] An Efficient Two-level DC Operating Points Finder for Transistor Circuits
    Deng, Jian
    Batselier, Kim
    Zhang, Yang
    Wong, Ngai
    [J]. 2014 51ST ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2014,
  • [8] Geometrical analysis of two-transistor circuits with more than three operating points
    Claus, M
    [J]. Proceedings of the 2005 European Conference on Circuit Theory and Design, Vol 3, 2005, : 47 - 50
  • [9] Some two-transistor circuits possess more than three operating points
    Goldgeisser, LB
    Green, MM
    [J]. ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 5: SYSTEMS, POWER ELECTRONICS, AND NEURAL NETWORKS, 1999, : 302 - 305
  • [10] Improved algorithm for computing all the DC operating points of diode-transistor circuits
    Tadeusiewicz, Michal
    Halgas, Stanislaw
    [J]. 2009 EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN, VOLS 1 AND 2, 2009, : 489 - 492
12345