FPGA-based hardware accelerator of the heat equation with applications on infrared thermography

被引:1
|
作者
Pardo, F. [1 ]
Lopez, P. [2 ]
Cabello, D. [2 ]
机构
[1] Univ Valladolid, Dept Tecnol Elect, C Francisco Mendizabal 1, Valladolid, Spain
[2] Univ Santiago Compostela, Dept Elect Computacion, Santiago, Spain
关键词
D O I
10.1109/ASAP.2008.4580175
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Modelling of physical phenomena often involves the use of complex systems of equations whose computational solution has demanding requirements in terms of memory and computing power Among the different techniques proposed, the Finite-Difference Time-Domain (FD-TD) method has the advantage of a feasible hardware implementation that can significantly speed up the computations. This technique is widely used for the solution of partial differential equations in a variety of areas such as antennas design, medical studies, circuit packaging and non-destructive evaluation. In this paper, we present a hardware accelerator of a 3D FD-TD heat equation solver that constitutes the basis of a thermal model of the soil for the non-destructive evaluation of minefields using infrared thermography techniques. In order to be able to work on the field during mine removal activities, a portable and computationally efficient system must be achieved. To this aim, we projected the 3D FD-TD model of the soil onto an FPGA platform using Handel-C and VHDL. A speedup factor of 34 over a single precision PC (C++) is achieved.
引用
收藏
页码:179 / +
页数:2
相关论文
共 50 条
  • [1] An FPGA-based Hardware Accelerator for Iris Segmentation
    Avey, Joe
    Jones, Phillip
    Zambreno, Joseph
    [J]. 2018 INTERNATIONAL CONFERENCE ON RECONFIGURABLE COMPUTING AND FPGAS (RECONFIG), 2018,
  • [2] FPGA-Based Hardware Accelerator for Matrix Inversion
    Kokkiligadda V.S.K.
    Naikoti V.
    Patkotwar G.S.
    Sabat S.L.
    Peesapati R.
    [J]. SN Computer Science, 4 (2)
  • [3] An FPGA-based Hardware Accelerator for Simulating Spatiotemporal Neurons
    Tarawneh, Ghaith
    Read, Jenny
    [J]. 2014 21ST IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (ICECS), 2014, : 618 - 621
  • [4] Reconfigurable FPGA-based hardware accelerator for embedded DSP
    Rubin, G.
    Omieljanowicz, M.
    Petrovsky, A.
    [J]. MIXDES 2007: Proceedings of the 14th International Conference on Mixed Design of Integrated Circuits and Systems:, 2007, : 147 - 151
  • [5] An FPGA-Based Hardware Accelerator for Traffic Sign Detection
    Shi, Weijing
    Li, Xin
    Yu, Zhiyi
    Overett, Gary
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2017, 25 (04) : 1362 - 1372
  • [6] An FPGA-based Hardware Accelerator for Scene Text Character Recognition
    de Oliveira Junior, Luiz Antonio
    Barros, Edna
    [J]. PROCEEDINGS OF THE 2018 26TH IFIP/IEEE INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION (VLSI-SOC), 2018, : 125 - 130
  • [7] A FPGA-based Hardware Accelerator for Multiple Convolutional Neural Networks
    Yao, Yuchen
    Duan, Qinghua
    Zhang, Zhiqian
    Gao, Jiabao
    Wang, Jian
    Yang, Meng
    Tao, Xinxuan
    Lai, Jinmei
    [J]. 2018 14TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2018, : 1075 - 1077
  • [8] FPGA-based hardware accelerator for SIC in uplink NOMA networks
    Sunkaraboina, Sreenu
    Naidu, Kalpana
    [J]. TELECOMMUNICATION SYSTEMS, 2024, 86 (02) : 383 - 392
  • [9] FPGA-based Deep Learning Accelerator for RF Applications
    den Boer, H.
    Muller, R. W. D.
    Wong, S.
    Voogt, V.
    [J]. 2021 IEEE MILITARY COMMUNICATIONS CONFERENCE (MILCOM 2021), 2021,
  • [10] FPGA-based DNN Hardware Accelerator for Sensor Network Aggregation Node
    Mohamed, Nadya A.
    Cavallaro, Joseph R.
    [J]. 2022 56TH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS, AND COMPUTERS, 2022, : 322 - 327