A vertical Hall device in cmos high-voltage technology

被引：0

作者：

Schurig, E ^{[1
]}

Demierre, A ^{[1
]}

Schott, C ^{[1
]}

Popovic, RS ^{[1
]}

机构：

[1] Ecole Polytech Fed Lausanne, DMT, IMS, CH-1015 Lausanne, Switzerland

来源：

TRANSDUCERS '01: EUROSENSORS XV, DIGEST OF TECHNICAL PAPERS, VOLS 1 AND 2 | 2001年

关键词：

vertical Hall; CMOS;

D O I：

暂无

中图分类号：

R318 [生物医学工程];

学科分类号：

0831 ;

摘要：

In this paper we demonstrate for the first time, how vertical Hall devices manufactured in CMOS technology attain sensitivities comparable to those of conventional silicon plate-shape devices without any additional etching step. This was achieved by taking advantage of the low doping levels of a high-voltage technology. An additional unconventional doping reduction method can further improve the sensitivity. The current related sensitivity of the presented devices varies from 18 V/AT up to 127 V/AT for different sensor geometry and doping concentrations. The linearity error is less than 0.04% for magnetic fields up to 2T.

引用

页码：140 / 143

页数：4

共 50 条

[1] A vertical Hall device in CMOS high-voltage technology
Schurig, E
Demierre, M
Schott, C
Popovic, RS
SENSORS AND ACTUATORS A-PHYSICAL, 2002, 97-8 : 47 - 53
[2] Simulation of vertical hall sensor in high-voltage CMOS technology
Jovanovic, E
Pantic, D
Pantic, D
TELSIKS 2003: 6TH INTERNATIONAL CONFERENCE ON TELECOMMUNICATIONS IN MODERN SATELLITE, CABLE AND BROADCASTING SERVICE, VOLS 1 AND 2, PROCEEDINGS OF PAPERS, 2003, : 811 - 814
[3] High resolution, low offset Vertical Hall device in Low-voltage CMOS technology
Osberger, Laurent
Frick, Vincent
Madec, Morgan
Hebrard, Luc
2015 IEEE 13TH INTERNATIONAL NEW CIRCUITS AND SYSTEMS CONFERENCE (NEWCAS), 2015,
[4] A vertical hall device in standard submicron CMOS technology
Pascal, Joris
Hebrard, Luc
Kammerer, Jean-Baptiste
Frick, Vincent
Blonde, Jean-Philippe
2007 IEEE SENSORS, VOLS 1-3, 2007, : 1480 - 1483
[5] NEW HIGH-VOLTAGE CMOS TECHNOLOGY
JANKOVIC, ND
POPOVIC, RS
ELECTRONICS LETTERS, 1982, 18 (03) : 115 - 116
[6] High-voltage solutions in CMOS technology
Santos, PM
Casimiro, AP
Lança, M
Simas, MIC
MICROELECTRONICS JOURNAL, 2002, 33 (08) : 609 - 617
[7] MODELING OF CMOS COMPATIBLE HIGH-VOLTAGE DEVICE STRUCTURES
PARPIA, Z
SALAMA, CAT
HADAWAY, R
JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1987, 134 (03) : C112 - C112
[8] First Vertical Hall Device in standard 0.35 μm CMOS technology
Pascal, Joris
Hebrard, Luc
Kammerer, Jean-Baptiste
Frick, Vincent
Blonde, Jean-Philippe
SENSORS AND ACTUATORS A-PHYSICAL, 2008, 147 (01) : 41 - 46
[9] IBM and austriamicrosystems partner for high-voltage CMOS technology
不详
CONTROL ENGINEERING, 2007, 54 (06) : 27 - 27
[10] Sensitivity Improvement of a Fully Symmetric Vertical Hall Device Fabricated in 0.18 μm Low-Voltage CMOS Technology
Huang, Haiyun
Xu, Yue
IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2021, 9 : 820 - 826

← 1 2 3 4 5 →