Using Neuromorphic Hardware for the Scalable Execution of Massively Parallel, Communication-Intensive Algorithms

被引:4
|
作者
Blin, Louis [1 ]
Awan, Ahsan Javed [1 ]
Heinis, Thomas [1 ]
机构
[1] Imperial Coll London, Dept Comp, London, England
基金
英国工程与自然科学研究理事会;
关键词
D O I
10.1109/UCC-Companion.2018.00040
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Neuromorphic hardware like SpiNNaker offers massive parallelism and efficient communication of small payloads to accelerate the simulation of spiking neurons in neural networks. In this paper, we demonstrate that this hardware is also beneficial for other for applications which require massive parallelism and the large-scale exchange of small messages. More specifically, we study the scalability of PageRank on SpiNNaker and compare it to an implementation on traditional hardware. In our experiments, we show that PageRank on SpiNNaker scales better than on traditional multicore architectures.
引用
收藏
页码:89 / 94
页数:6
相关论文
共 50 条
  • [1] Performance drop at executing communication-intensive parallel algorithms
    Morinigo, Jose A.
    Garcia-Muller, Pablo
    Rubio-Montero, Antonio J.
    Gomez-Iglesias, Antonio
    Meyer, Norbert
    Mayo-Garcia, Rafael
    [J]. JOURNAL OF SUPERCOMPUTING, 2020, 76 (09): : 6834 - 6859
  • [2] Performance drop at executing communication-intensive parallel algorithms
    José A. Moríñigo
    Pablo García-Muller
    Antonio J. Rubio-Montero
    Antonio Gómez-Iglesias
    Norbert Meyer
    Rafael Mayo-García
    [J]. The Journal of Supercomputing, 2020, 76 : 6834 - 6859
  • [3] Scalable communication architectures for massively parallel hardware multi-processors
    Jan, Yahya
    Jozwiak, Lech
    [J]. JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 2012, 72 (11) : 1450 - 1463
  • [4] Massively Parallel Scalable Reconfigurable Hardware for Fuzzy Controllers
    Sandres, Paulo Renato S. S.
    Nedjah, Nadia
    Mourelle, Luiza de Macedo
    [J]. 2013 IEEE 4TH LATIN AMERICAN SYMPOSIUM ON CIRCUITS AND SYSTEMS (LASCAS), 2013,
  • [5] Massively parallel hardware architecture for genetic algorithms
    Nedjah, N
    Mourelle, LD
    [J]. DSD 2005: 8TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN, PROCEEDINGS, 2005, : 231 - 234
  • [6] Scalable massively parallel algorithms for computational nanoelectronics
    Wang, XD
    Roychowdhury, VP
    Balasingam, P
    [J]. PARALLEL COMPUTING, 1997, 22 (14) : 1931 - 1963
  • [7] Improving the performance of communication-intensive parallel applications executing on clusters
    Qin, X
    Hang, H
    [J]. 2004 IEEE INTERNATIONAL CONFERENCE ON CLUSTER COMPUTING, 2004, : 493 - 493
  • [8] Load information sharing policies in communication-intensive parallel applications
    Jimenez, Javier Bustos
    Caromel, Denis
    Leyton, Mario
    Piquer, Jose Miguel
    [J]. FROM GRIDS TO SERVICE AND PERVASIVE COMPUTING, 2008, : 111 - +
  • [9] Distributed Configuration of Massively-Parallel Simulation on SpiNNaker Neuromorphic Hardware
    Sharp, Thomas
    Patterson, Cameron
    Furber, Steve
    [J]. 2011 INTERNATIONAL JOINT CONFERENCE ON NEURAL NETWORKS (IJCNN), 2011, : 1099 - 1105
  • [10] An Approach for Scalable Parallel Execution of Ant Algorithms
    Cicirelli, Franco
    Forestiero, Agostino
    Giordano, Andrea
    Mastroianni, Carlo
    [J]. 2014 INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING & SIMULATION (HPCS), 2014, : 170 - 177